| .. |
|
elk
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
tests
|
intel/brw: Remove assembler tests for Gfx8-
|
2024-02-24 02:10:56 +00:00 |
|
brw_asm.h
|
intel: Rename i965_{asm,disasm} tools to brw_{asm,disasm}
|
2024-02-15 09:26:46 +00:00 |
|
brw_asm_tool.c
|
intel/brw: Remove automatic_exec_sizes
|
2024-02-28 05:45:39 +00:00 |
|
brw_cfg.cpp
|
intel/brw: Use fs_inst in cfg_t
|
2024-02-29 20:47:48 -08:00 |
|
brw_cfg.h
|
intel/brw: Add a idom_tree::dominates(a, b) helper.
|
2024-06-08 02:18:56 -07:00 |
|
brw_compile_gs.cpp
|
intel/brw: fix subgroup size of geometry stages for lnl+
|
2024-05-14 23:13:37 +00:00 |
|
brw_compile_tcs.cpp
|
intel/brw: fix subgroup size of geometry stages for lnl+
|
2024-05-14 23:13:37 +00:00 |
|
brw_compile_vs.cpp
|
intel/brw: fix subgroup size of geometry stages for lnl+
|
2024-05-14 23:13:37 +00:00 |
|
brw_compiler.c
|
nir: introduce discard_is_demote compiler option
|
2024-06-17 19:37:15 +00:00 |
|
brw_compiler.h
|
anv,intel/compiler/xe2: fill MESH_CONTROL.VPandRTAIndexAutostripEnable
|
2024-06-10 15:21:34 +00:00 |
|
brw_dead_control_flow.cpp
|
intel/brw: Do not create empty basic blocks when removing instructions
|
2024-04-30 17:16:39 -07:00 |
|
brw_debug_recompile.c
|
intel/brw: Delete brw_wm_prog_key::line_aa
|
2024-02-29 18:00:14 +00:00 |
|
brw_def_analysis.cpp
|
intel/brw: Track the number of uses of each def in def_analysis
|
2024-06-18 09:02:25 +00:00 |
|
brw_device_sha1_gen_c.py
|
intel/compiler: drop unused ray-tracing fields from cache hash
|
2024-03-22 00:01:28 +00:00 |
|
brw_disasm.c
|
intel/disasm: Fix cache load/store disassembly for URB messages
|
2024-05-09 19:45:18 +00:00 |
|
brw_disasm.h
|
intel/compiler: Merge intel_disasm.[ch] into corresponding brw files
|
2024-02-15 09:26:46 +00:00 |
|
brw_disasm_info.cpp
|
intel/brw: Use fs_inst in disasm_annotate()
|
2024-02-29 21:14:13 -08:00 |
|
brw_disasm_info.h
|
intel/brw: Use fs_inst in disasm_annotate()
|
2024-02-29 21:14:13 -08:00 |
|
brw_disasm_tool.c
|
intel/brw: Remove Gfx8- code from disassembler
|
2024-02-28 05:45:38 +00:00 |
|
brw_eu.c
|
intel/brw: Delete SAD2 and SADA2 opcodes
|
2024-06-10 16:47:50 -07:00 |
|
brw_eu.h
|
intel/nir: add reloc delta to load_reloc_const_intel intrinsic
|
2024-05-15 13:13:38 +00:00 |
|
brw_eu_compact.c
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
brw_eu_defines.h
|
intel/brw: Make gl_SubgroupInvocation lane index loading SSA
|
2024-06-18 09:02:25 +00:00 |
|
brw_eu_emit.c
|
intel/fs/gfx20+: Fix surface state address on extended descriptors for NIR scratch intrinsics.
|
2024-06-21 01:49:43 +00:00 |
|
brw_eu_validate.c
|
intel/brw: Delete SAD2 and SADA2 opcodes
|
2024-06-10 16:47:50 -07:00 |
|
brw_fs.cpp
|
intel/brw/xe2+: Adjust size_read() for DPAS
|
2024-06-25 14:17:47 -07:00 |
|
brw_fs.h
|
intel/brw: Print SWSB information when dumping instructions
|
2024-06-23 08:09:56 -07:00 |
|
brw_fs_bank_conflicts.cpp
|
intel/brw: Remove MRF type
|
2024-02-28 05:45:39 +00:00 |
|
brw_fs_builder.h
|
intel/brw/xe2+: Scale size_written by reg_unit for DPAS
|
2024-06-25 14:17:47 -07:00 |
|
brw_fs_cmod_propagation.cpp
|
intel/brw: Replace type_sz and brw_reg_type_to_size with brw_type_size_*
|
2024-04-25 11:41:48 +00:00 |
|
brw_fs_combine_constants.cpp
|
intel/brw: Combine constants and constant propagation for CSEL
|
2024-05-14 01:28:20 +00:00 |
|
brw_fs_copy_propagation.cpp
|
intel/brw: Make opt_copy_propagation_defs clean up its own trash
|
2024-06-18 09:02:25 +00:00 |
|
brw_fs_cse.cpp
|
intel/brw: Delete old local common subexpression elimination pass
|
2024-06-18 09:02:25 +00:00 |
|
brw_fs_dead_code_eliminate.cpp
|
intel/brw: Do not create empty basic blocks when removing instructions
|
2024-04-30 17:16:39 -07:00 |
|
brw_fs_generator.cpp
|
intel/compiler: fix shuffle generation on LNL
|
2024-06-07 12:51:30 +00:00 |
|
brw_fs_live_variables.cpp
|
intel/brw: Use fs_visitor instead of backend_shader in various passes
|
2024-02-29 19:28:05 +00:00 |
|
brw_fs_live_variables.h
|
intel/brw: Use fs_visitor instead of backend_shader in various passes
|
2024-02-29 19:28:05 +00:00 |
|
brw_fs_lower.cpp
|
intel/brw: Make gl_SubgroupInvocation lane index loading SSA
|
2024-06-18 09:02:25 +00:00 |
|
brw_fs_lower_dpas.cpp
|
intel/brw/xe2+: Adjust DPAS lowering to DP4A to accommodate larger GRF and SIMD16
|
2024-06-25 14:17:47 -07:00 |
|
brw_fs_lower_integer_multiplication.cpp
|
intel/brw: Replace type_sz and brw_reg_type_to_size with brw_type_size_*
|
2024-04-25 11:41:48 +00:00 |
|
brw_fs_lower_pack.cpp
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
brw_fs_lower_regioning.cpp
|
intel/brw/xe2+: Lower 64-bit SHUFFLE and CLUSTER_BROADCAST.
|
2024-05-15 17:16:51 +00:00 |
|
brw_fs_lower_simd_width.cpp
|
intel/fs: fix lower_simd_width for MOV_INDIRECT
|
2024-06-14 22:21:26 +00:00 |
|
brw_fs_nir.cpp
|
intel/brw: Temporarily disable result=float16 matrix configs
|
2024-06-25 13:52:12 -07:00 |
|
brw_fs_opt.cpp
|
intel/brw: Use the defs-based copy propagation along with the old one
|
2024-06-18 09:02:25 +00:00 |
|
brw_fs_opt_algebraic.cpp
|
intel/brw: Algebraic optimizations for CSEL
|
2024-05-14 01:28:20 +00:00 |
|
brw_fs_opt_virtual_grfs.cpp
|
intel/brw: Move virtual GRF opts into their own file
|
2024-02-26 20:54:25 +00:00 |
|
brw_fs_reg_allocate.cpp
|
intel/brw: Skip discarding the interference graph
|
2024-06-20 09:47:18 +00:00 |
|
brw_fs_register_coalesce.cpp
|
intel/brw: Replace type_sz and brw_reg_type_to_size with brw_type_size_*
|
2024-04-25 11:41:48 +00:00 |
|
brw_fs_saturate_propagation.cpp
|
intel/brw: Delay liveness calculations in saturate propagation
|
2024-06-24 19:12:00 -07:00 |
|
brw_fs_scoreboard.cpp
|
intel/brw: Replace type_sz and brw_reg_type_to_size with brw_type_size_*
|
2024-04-25 11:41:48 +00:00 |
|
brw_fs_sel_peephole.cpp
|
intel/brw/xe2+: Don't use SEL peephole on 64-bit moves.
|
2024-05-15 17:16:51 +00:00 |
|
brw_fs_thread_payload.cpp
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
brw_fs_validate.cpp
|
intel/brw/xe2+: Catch invalid uses of writes_accumulator earlier
|
2024-06-25 14:17:47 -07:00 |
|
brw_fs_visitor.cpp
|
intel/brw: Add a new def analysis pass
|
2024-06-18 09:02:25 +00:00 |
|
brw_fs_workaround.cpp
|
brw: avoid Wa_1407528679 in uniform cases
|
2024-06-21 08:29:44 +00:00 |
|
brw_gram.y
|
intel/brw: Delete SAD2 and SADA2 opcodes
|
2024-06-10 16:47:50 -07:00 |
|
brw_inst.h
|
intel/brw: Rename brw_reg_type_to_hw_type to brw_type_encode
|
2024-04-25 11:41:48 +00:00 |
|
brw_ir.h
|
intel/brw: Fold backend_reg into fs_reg
|
2024-03-01 17:52:09 +00:00 |
|
brw_ir_allocator.h
|
intel/compiler,intel/blorp,intel/vulkan: decouple vulkan driver and compiler from gallium
|
2023-08-03 22:00:15 +00:00 |
|
brw_ir_analysis.h
|
|
|
|
brw_ir_fs.h
|
brw: annotation send instructions with surface handles generated with exec_all
|
2024-06-21 08:29:44 +00:00 |
|
brw_ir_performance.cpp
|
intel/brw: Delete SAD2 and SADA2 opcodes
|
2024-06-10 16:47:50 -07:00 |
|
brw_ir_performance.h
|
intel/brw: Fold backend_shader into fs_visitor
|
2024-02-29 19:28:05 +00:00 |
|
brw_isa_info.h
|
|
|
|
brw_kernel.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
brw_kernel.h
|
intel-clc: Use correct set of nir_options when building for Gfx8
|
2024-02-24 00:24:32 +00:00 |
|
brw_lex.l
|
intel/brw: Delete SAD2 and SADA2 opcodes
|
2024-06-10 16:47:50 -07:00 |
|
brw_lower_logical_sends.cpp
|
intel/fs/gfx20+: Fix surface state address on extended descriptors for NIR scratch intrinsics.
|
2024-06-21 01:49:43 +00:00 |
|
brw_mesh.cpp
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
brw_nir.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
brw_nir.h
|
intel/nir: add printf lowering
|
2024-05-15 13:13:38 +00:00 |
|
brw_nir_analyze_ubo_ranges.c
|
intel/brw/xe2: Update brw_nir_analyze_ubo_ranges to account for 512b physical registers
|
2024-04-01 00:00:03 +00:00 |
|
brw_nir_lower_alpha_to_coverage.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
brw_nir_lower_cooperative_matrix.c
|
intel/brw/xe2+: Allow vec16 for cooperative matrix
|
2024-06-25 14:17:47 -07:00 |
|
brw_nir_lower_cs_intrinsics.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
brw_nir_lower_fsign.py
|
intel/brw: Use range analysis to optimize fsign
|
2024-05-14 01:28:21 +00:00 |
|
brw_nir_lower_intersection_shader.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
brw_nir_lower_ray_queries.c
|
intel/nir: only consider ray query variables in lowering
|
2024-02-24 12:56:30 +00:00 |
|
brw_nir_lower_rt_intrinsics.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
brw_nir_lower_shader_calls.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
brw_nir_lower_storage_image.c
|
intel/brw: Remove Gfx8- code from lower storage image pass
|
2024-02-28 05:45:38 +00:00 |
|
brw_nir_rt.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
brw_nir_rt.h
|
anv: support VK_PIPELINE_CREATE_RAY_TRACING_SKIP_*
|
2022-10-20 00:03:55 +00:00 |
|
brw_nir_rt_builder.h
|
nir: Drop "SSA" from NIR language
|
2023-08-12 16:44:41 -04:00 |
|
brw_nir_trig_workarounds.py
|
|
|
|
brw_packed_float.c
|
|
|
|
brw_predicated_break.cpp
|
intel/brw: Use fs_inst explicitly in various passes
|
2024-02-29 20:47:48 -08:00 |
|
brw_prim.h
|
|
|
|
brw_private.h
|
intel/brw: fix subgroup size of geometry stages for lnl+
|
2024-05-14 23:13:37 +00:00 |
|
brw_reg.h
|
intel/brw: Replace type_sz and brw_reg_type_to_size with brw_type_size_*
|
2024-04-25 11:41:48 +00:00 |
|
brw_reg_type.c
|
intel/brw: Rename brw_reg_type_to_hw_type to brw_type_encode
|
2024-04-25 11:41:48 +00:00 |
|
brw_reg_type.h
|
intel/brw: Make a helper for finding the largest of two types
|
2024-04-29 07:51:45 +00:00 |
|
brw_rt.h
|
intel: Use ALIGN_POT instead of ALIGN inside macro define
|
2024-01-03 12:46:10 +00:00 |
|
brw_schedule_instructions.cpp
|
brw: limit dependencies on SR register
|
2024-05-31 20:22:27 +00:00 |
|
brw_shader.cpp
|
intel/brw: Delete SAD2 and SADA2 opcodes
|
2024-06-10 16:47:50 -07:00 |
|
brw_simd_selection.cpp
|
intel/brw: fix subgroup size of geometry stages for lnl+
|
2024-05-14 23:13:37 +00:00 |
|
brw_vue_map.c
|
intel/brw: Remove Gfx8- code from VUE map
|
2024-02-28 05:45:38 +00:00 |
|
intel_clc.c
|
intel/dev: Silence INTEL_FORCE_PROBE warning for intel_clc
|
2024-05-30 22:28:50 +00:00 |
|
intel_gfx_ver_enum.h
|
intel/compiler: Rename brw_gfx_ver_enum.h to intel_gfx_ver_enum.h
|
2024-02-16 22:35:05 +00:00 |
|
intel_nir.c
|
intel/compiler: Rename the passes and files related to intel_nir.h
|
2024-02-16 22:35:05 +00:00 |
|
intel_nir.h
|
intel/nir: add printf lowering
|
2024-05-15 13:13:38 +00:00 |
|
intel_nir_blockify_uniform_loads.c
|
brw: blockify load_global_const_block_intel
|
2024-06-21 08:29:44 +00:00 |
|
intel_nir_clamp_image_1d_2d_array_sizes.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_clamp_per_vertex_loads.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_lower_conversions.c
|
treewide: use nir_def_replace sometimes
|
2024-06-21 15:36:56 +00:00 |
|
intel_nir_lower_non_uniform_barycentric_at_sample.c
|
intel/compiler: Ensure load_barycentric_at_sample and load_interpolated_input remain together
|
2024-04-04 23:42:27 +00:00 |
|
intel_nir_lower_non_uniform_resource_intel.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_lower_printf.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_lower_shading_rate_output.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_lower_sparse.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_lower_texture.c
|
intel/compiler: Pack texture LOD and offset to a single 32-bit value
|
2024-02-27 00:22:46 +00:00 |
|
intel_nir_opt_peephole_ffma.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_opt_peephole_imul32x16.c
|
treewide: use nir_metadata_control_flow
|
2024-06-17 16:28:14 -04:00 |
|
intel_nir_tcs_workarounds.c
|
intel/nir: Set src_type on TCS quads workaround store_output
|
2024-05-02 13:58:21 -07:00 |
|
intel_shader_enums.h
|
intel/compiler: Use "intel" prefix for walk_order enum
|
2024-02-21 00:38:35 +00:00 |
|
meson.build
|
intel/brw: Add a new def analysis pass
|
2024-06-18 09:02:25 +00:00 |
|
test_eu_compact.cpp
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
test_eu_validate.cpp
|
intel/brw: Rename brw_reg_type_to_hw_type to brw_type_encode
|
2024-04-25 11:41:48 +00:00 |
|
test_fs_cmod_propagation.cpp
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
test_fs_combine_constants.cpp
|
intel/brw: Move validate out of fs_visitor
|
2024-04-22 13:38:41 -07:00 |
|
test_fs_copy_propagation.cpp
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
test_fs_saturate_propagation.cpp
|
intel/brw: Stop using long BRW_REGISTER_TYPE enum names
|
2024-04-25 11:41:48 +00:00 |
|
test_fs_scoreboard.cpp
|
intel/brw: Print SWSB information when dumping instructions
|
2024-06-23 08:09:56 -07:00 |
|
test_predicated_break.cpp
|
intel/brw: Use fs_visitor instead of backend_shader in various passes
|
2024-02-29 19:28:05 +00:00 |
|
test_simd_selection.cpp
|
intel: Remove brw_ prefix from process debug function
|
2024-02-16 22:35:05 +00:00 |
|
test_vf_float_conversions.cpp
|
|
|
556e78f737