| .. |
|
brw_cfg.cpp
|
intel/compiler: Add the ability to defer IP updates in backend_instruction::remove
|
2021-07-14 09:56:46 -07:00 |
|
brw_cfg.h
|
intel/compiler: Add cfg_t::adjust_block_ips() method
|
2021-07-14 09:56:59 -07:00 |
|
brw_clip.h
|
|
|
|
brw_clip_line.c
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_clip_point.c
|
|
|
|
brw_clip_tri.c
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_clip_unfilled.c
|
|
|
|
brw_clip_util.c
|
intel: Rename gen field in gen_device_info struct to ver
|
2021-04-02 18:33:07 +00:00 |
|
brw_compile_clip.c
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_compile_ff_gs.c
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_compile_sf.c
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_compiler.c
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_compiler.h
|
intel/compiler: Use INTEL_DEBUG=blorp to dump blorp compute shaders
|
2021-09-30 17:41:33 +00:00 |
|
brw_dead_control_flow.cpp
|
intel/compiler: Pass detailed dependency classes to invalidate_analysis()
|
2020-03-06 10:20:39 -08:00 |
|
brw_dead_control_flow.h
|
|
|
|
brw_debug_recompile.c
|
intel/compiler: Add id parameter to shader_perf_log callback
|
2021-08-01 23:58:08 +00:00 |
|
brw_disasm.c
|
intel/fs: Add the URB fence message
|
2021-09-29 20:52:54 +00:00 |
|
brw_disasm_info.c
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_disasm_info.h
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_eu.cpp
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_eu.h
|
intel/fs: Add the URB fence message
|
2021-09-29 20:52:54 +00:00 |
|
brw_eu_compact.c
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_eu_defines.h
|
intel/fs: Add the URB fence message
|
2021-09-29 20:52:54 +00:00 |
|
brw_eu_emit.c
|
intel/fs: Add the URB fence message
|
2021-09-29 20:52:54 +00:00 |
|
brw_eu_util.c
|
intel: Rename genx keyword to gfxx in source files
|
2021-04-02 18:33:07 +00:00 |
|
brw_eu_validate.c
|
intel/compiler: INT DIV function does not support source modifiers
|
2021-08-26 07:51:44 +00:00 |
|
brw_fs.cpp
|
intel/compiler: Use SIMD selection helpers for CS
|
2021-10-26 17:49:09 +00:00 |
|
brw_fs.h
|
intel/fs: use stack for temporary array
|
2021-06-28 09:44:40 +00:00 |
|
brw_fs_bank_conflicts.cpp
|
intel: Fix alignment and line wrapping due to gen_device renaming
|
2021-04-20 20:06:33 +00:00 |
|
brw_fs_builder.h
|
intel/compiler: Basic support for DP4A instruction
|
2021-08-24 19:58:57 +00:00 |
|
brw_fs_cmod_propagation.cpp
|
intel/fs: Remove type-based restriction for cmod propagation to saturated operations
|
2021-08-30 14:00:14 -07:00 |
|
brw_fs_combine_constants.cpp
|
intel/compiler: Fix missing break in switch
|
2021-07-22 23:38:04 +00:00 |
|
brw_fs_copy_propagation.cpp
|
intel/fs: Allow copy propagation between MOVs of mixed sizes
|
2021-08-18 22:03:37 +00:00 |
|
brw_fs_cse.cpp
|
intel/fs: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:20 -07:00 |
|
brw_fs_dead_code_eliminate.cpp
|
intel/fs: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:20 -07:00 |
|
brw_fs_generator.cpp
|
intel/compiler: add missing line returns to logs
|
2021-10-05 07:31:52 +00:00 |
|
brw_fs_live_variables.cpp
|
intel/fs: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:20 -07:00 |
|
brw_fs_live_variables.h
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_fs_lower_pack.cpp
|
intel/compiler: Pass detailed dependency classes to invalidate_analysis()
|
2020-03-06 10:20:39 -08:00 |
|
brw_fs_lower_regioning.cpp
|
intel/fs: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:20 -07:00 |
|
brw_fs_nir.cpp
|
nir: s/nir_var_mem_image/nir_var_image/g
|
2021-10-16 03:47:10 +00:00 |
|
brw_fs_reg_allocate.cpp
|
intel/fs: Implement spilling on XeHP
|
2021-06-25 00:18:29 +00:00 |
|
brw_fs_register_coalesce.cpp
|
intel/compiler: Update block IPs once in register_coalesce
|
2021-07-14 09:57:04 -07:00 |
|
brw_fs_saturate_propagation.cpp
|
intel/compiler/fs: Switch liveness analysis to IR analysis framework
|
2020-03-06 10:20:57 -08:00 |
|
brw_fs_scoreboard.cpp
|
intel/fs: Add SWSB dependency annotations for cross-pipeline WaR data hazards on XeHP+.
|
2021-06-23 07:34:22 +00:00 |
|
brw_fs_sel_peephole.cpp
|
intel/fs: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:20 -07:00 |
|
brw_fs_validate.cpp
|
|
|
|
brw_fs_visitor.cpp
|
intel/compiler: Add unified barrier support for CS
|
2021-08-24 01:31:48 +00:00 |
|
brw_gfx_ver_enum.h
|
intel: Rename gen enum to gfx_ver
|
2021-04-20 20:06:34 +00:00 |
|
brw_inst.h
|
intel: Fix alignment and line wrapping due to gen_device renaming
|
2021-04-20 20:06:33 +00:00 |
|
brw_interpolation_map.c
|
intel: Rename genx keyword to gfxx in source files
|
2021-04-02 18:33:07 +00:00 |
|
brw_ir.h
|
intel/compiler: Add the ability to defer IP updates in backend_instruction::remove
|
2021-07-14 09:56:46 -07:00 |
|
brw_ir_allocator.h
|
|
|
|
brw_ir_analysis.h
|
intel/compiler: use C++ template instead of preprocessor
|
2020-11-03 10:42:29 +00:00 |
|
brw_ir_fs.h
|
intel/fs: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:20 -07:00 |
|
brw_ir_performance.cpp
|
intel/fs: Add the URB fence message
|
2021-09-29 20:52:54 +00:00 |
|
brw_ir_performance.h
|
intel/ir: Import shader performance analysis pass.
|
2020-04-28 23:01:03 -07:00 |
|
brw_ir_vec4.h
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_nir.c
|
intel/fs: Add support for atomic_fadd
|
2021-09-09 23:34:33 +00:00 |
|
brw_nir.h
|
brw/nir: remove unused function prototypes.
|
2021-10-13 22:52:59 +00:00 |
|
brw_nir_analyze_boolean_resolves.c
|
|
|
|
brw_nir_analyze_ubo_ranges.c
|
intel/nir,i965: Move HW generation check for UBO pushing to i965
|
2021-06-03 05:12:33 +00:00 |
|
brw_nir_attribute_workarounds.c
|
intel/compiler: use nir_shader_instructions_pass in brw_nir_apply_attribute_workarounds
|
2021-08-11 11:23:30 +00:00 |
|
brw_nir_clamp_image_1d_2d_array_sizes.c
|
intel/compiler: use nir_shader_instructions_pass in brw_nir_clamp_image_1d_2d_array_sizes
|
2021-10-05 10:02:54 +00:00 |
|
brw_nir_lower_alpha_to_coverage.c
|
intel/nir: Clean up lower_alpha_to_coverage a bit
|
2020-08-29 16:41:05 +00:00 |
|
brw_nir_lower_conversions.c
|
intel/compiler: use nir_shader_instructions_pass in brw_nir_lower_conversions
|
2021-10-05 10:02:54 +00:00 |
|
brw_nir_lower_cs_intrinsics.c
|
nir: Move workgroup_size and workgroup_variable_size into common shader_info
|
2021-06-08 09:23:55 -07:00 |
|
brw_nir_lower_intersection_shader.c
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_nir_lower_mem_access_bit_sizes.c
|
intel/compiler: use nir_shader_instructions_pass in brw_nir_lower_mem_access_bit_sizes
|
2021-10-05 10:02:54 +00:00 |
|
brw_nir_lower_rt_intrinsics.c
|
nir: use a more fitting index for btd_stack_push_intel
|
2021-06-22 21:09:25 +00:00 |
|
brw_nir_lower_scoped_barriers.c
|
intel/compiler: use nir_shader_instructions_pass in brw_nir_lower_scoped_barriers
|
2021-10-05 10:02:54 +00:00 |
|
brw_nir_lower_shader_calls.c
|
nir: drop the btd_resume_intel intrinsic
|
2021-06-22 21:09:25 +00:00 |
|
brw_nir_lower_storage_image.c
|
intel/nir: allow unknown format in lowering of storage images
|
2021-10-11 10:29:09 -05:00 |
|
brw_nir_opt_peephole_ffma.c
|
intel/compiler: use nir_shader_instructions_pass in brw_nir_opt_peephole_ffma
|
2021-10-05 10:02:54 +00:00 |
|
brw_nir_rt.c
|
nir: Move workgroup_size and workgroup_variable_size into common shader_info
|
2021-06-08 09:23:55 -07:00 |
|
brw_nir_rt.h
|
intel/rt: switch to common pass for shader calls lowering
|
2021-06-22 21:09:25 +00:00 |
|
brw_nir_rt_builder.h
|
nir: drop the btd_resume_intel intrinsic
|
2021-06-22 21:09:25 +00:00 |
|
brw_nir_tcs_workarounds.c
|
intel/compiler: use nir_metadata_none instead of its value
|
2021-10-05 10:02:54 +00:00 |
|
brw_nir_trig_workarounds.py
|
python: drop python2 support
|
2021-08-14 21:44:32 +00:00 |
|
brw_packed_float.c
|
intel/compiler: Cast to target type before shifting left
|
2019-10-24 16:19:23 +02:00 |
|
brw_predicated_break.cpp
|
intel/compiler: Pass detailed dependency classes to invalidate_analysis()
|
2020-03-06 10:20:39 -08:00 |
|
brw_private.h
|
intel/compiler: Add helpers to select SIMD for compute shaders
|
2021-10-26 17:49:09 +00:00 |
|
brw_reg.h
|
intel/compiler: Move type_is_unsigned_int to brw_reg_type.h
|
2021-08-30 14:00:14 -07:00 |
|
brw_reg_type.c
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_reg_type.h
|
intel/compiler: Move type_is_unsigned_int to brw_reg_type.h
|
2021-08-30 14:00:14 -07:00 |
|
brw_rt.h
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_schedule_instructions.cpp
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_shader.cpp
|
compiler/types: Add a texture type
|
2021-10-16 05:49:34 +00:00 |
|
brw_shader.h
|
nir: add indirect loop unrolling to compiler options
|
2021-08-03 10:54:50 +00:00 |
|
brw_simd_selection.c
|
intel/compiler: Add helpers to select SIMD for compute shaders
|
2021-10-26 17:49:09 +00:00 |
|
brw_vec4.cpp
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_vec4.h
|
intel/vec4: Set up push ranges before we emit any code
|
2021-05-19 14:38:13 +00:00 |
|
brw_vec4_builder.h
|
intel: Rename Genx keyword to Gfxx
|
2021-04-02 18:33:07 +00:00 |
|
brw_vec4_cmod_propagation.cpp
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_vec4_copy_propagation.cpp
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_vec4_cse.cpp
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_vec4_dead_code_eliminate.cpp
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_vec4_generator.cpp
|
intel/compiler: add missing line returns to logs
|
2021-10-05 07:31:52 +00:00 |
|
brw_vec4_gs_nir.cpp
|
nir: Add ability to count emitted GS primitives.
|
2020-10-09 15:26:14 +02:00 |
|
brw_vec4_gs_visitor.cpp
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_vec4_gs_visitor.h
|
intel/compiler: Make visitors take debug_enabled as a parameter
|
2021-03-24 23:18:46 +00:00 |
|
brw_vec4_live_variables.cpp
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_vec4_live_variables.h
|
intel/vec4: sel.cond writes the flags on Gfx4 and Gfx5
|
2021-08-11 13:09:32 -07:00 |
|
brw_vec4_nir.cpp
|
intel/compiler: Move type_is_unsigned_int to brw_reg_type.h
|
2021-08-30 14:00:14 -07:00 |
|
brw_vec4_reg_allocate.cpp
|
intel/vec4: Use ra_alloc_contig_reg_class() to reduce RA overhead.
|
2021-06-04 19:08:57 +00:00 |
|
brw_vec4_surface_builder.cpp
|
intel/vec4: Remove all support for Gen8+ [v2]
|
2020-09-28 11:43:10 -07:00 |
|
brw_vec4_surface_builder.h
|
|
|
|
brw_vec4_tcs.cpp
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_vec4_tcs.h
|
intel/compiler: remove unused member 'input_vue_map'
|
2021-04-08 18:20:10 +00:00 |
|
brw_vec4_tes.cpp
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_vec4_tes.h
|
intel/compiler: Make visitors take debug_enabled as a parameter
|
2021-03-24 23:18:46 +00:00 |
|
brw_vec4_visitor.cpp
|
compiler/types: Add a texture type
|
2021-10-16 05:49:34 +00:00 |
|
brw_vec4_vs.h
|
intel/compiler: Make visitors take debug_enabled as a parameter
|
2021-03-24 23:18:46 +00:00 |
|
brw_vec4_vs_visitor.cpp
|
intel: fix INTEL_DEBUG environment variable on 32-bit systems
|
2021-10-15 19:55:14 +00:00 |
|
brw_vue_map.c
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
brw_wm_iz.cpp
|
intel: Rename genx keyword to gfxx in source files
|
2021-04-02 18:33:07 +00:00 |
|
gfx6_gs_visitor.cpp
|
intel/vec4: Don't override emit_urb_write_opcode for SNB GS
|
2021-08-11 23:57:52 +00:00 |
|
gfx6_gs_visitor.h
|
intel/vec4: Don't override emit_urb_write_opcode for SNB GS
|
2021-08-11 23:57:52 +00:00 |
|
meson.build
|
intel/compiler: Add helpers to select SIMD for compute shaders
|
2021-10-26 17:49:09 +00:00 |
|
test_eu_compact.cpp
|
intel/compiler: Convert test_eu_compact to use gtest
|
2021-10-13 17:24:29 +00:00 |
|
test_eu_validate.cpp
|
intel: simplify is_haswell checks, part 1
|
2021-05-17 09:46:45 +00:00 |
|
test_fs_cmod_propagation.cpp
|
intel/fs: Remove type-based restriction for cmod propagation to saturated operations
|
2021-08-30 14:00:14 -07:00 |
|
test_fs_copy_propagation.cpp
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
test_fs_saturate_propagation.cpp
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
test_fs_scoreboard.cpp
|
intel: Rename gen_device prefix to intel_device
|
2021-04-20 20:06:33 +00:00 |
|
test_simd_selection.cpp
|
intel/compiler: Add helpers to select SIMD for compute shaders
|
2021-10-26 17:49:09 +00:00 |
|
test_vec4_cmod_propagation.cpp
|
intel/compiler: Rename vec4 test fixtures
|
2021-10-15 10:06:51 -07:00 |
|
test_vec4_copy_propagation.cpp
|
intel/compiler: Rename vec4 test fixtures
|
2021-10-15 10:06:51 -07:00 |
|
test_vec4_dead_code_eliminate.cpp
|
intel/compiler: Rename vec4 test fixtures
|
2021-10-15 10:06:51 -07:00 |
|
test_vec4_register_coalesce.cpp
|
intel/compiler: Rename vec4 test fixtures
|
2021-10-15 10:06:51 -07:00 |
|
test_vf_float_conversions.cpp
|
|
|
7dda0cf2b8