fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-02-03 06:30:24 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 4
92185 commits 66 branches 919 tags 966 MiB
Commit graph

92185 commits

This branch
This branch
All branches
Author SHA1 Message Date
Dave Airlie
4611b9398e i915: clean up lists on teardown 
also fix a use of uninitialised pointer
 2007-10-05 14:33:18 +10:00
Kristian Høgsberg
b42152061c Add macros to generate CreateNewScreen entrypoint. 2007-10-05 00:12:30 -04:00
Kristian Høgsberg
4a22ae8d44 Remove XIDs from DRI interface (see #5714). 2007-10-05 00:09:32 -04:00
Kristian Høgsberg
4ceefccbfa Pull in the drm hash. 2007-10-05 00:09:23 -04:00
Dave Airlie
4e1c76de0b i915: add copyrights to new files 2007-10-05 12:15:50 +10:00
Dave Airlie
8e21bb516f i915: increase batchbuffer back to 16k 2007-10-05 12:12:33 +10:00
Eric Anholt
77e0523fb7 [965] Replace various alignment code with a shared ALIGN() macro. 
In the process, fix some alignment issues:
- Scratch space allocation was aligned into units of 1KB, while the allocation
  wanted units of bytes, so we never allocated enough space for scratch.
- GRF register count was programmed as ALIGN(val - 1, 16) / 16 instead of
  ALIGN(val, 16) / 16 - 1, which overcounted for val != 16n+1.
 2007-10-04 12:28:49 -07:00
Eric Anholt
0fc9efd8f0 Replace bmBufferOffset usage in batchbuffer setup with OUT_RELOC. 
This is in preparation for 965 TTM.
 2007-10-04 12:28:49 -07:00
Eric Anholt
6bac9478c3 Replace duplicated intel_reg.h with a shared header. 2007-10-04 12:28:49 -07:00
Eric Anholt
1f7378ee46 Replace some structure-based batch preparation with plain OUT_BATCH. 
OUT_BATCH is far more amenable to the upcoming relocations being done for TTM
support.
 2007-10-04 12:28:48 -07:00
Eric Anholt
ffa94e5b1e FreeBSD: more /usr/X11R6->/usr/local 2007-10-04 12:28:48 -07:00
Maarten Maathuis
10cc229dc2 nouveau: Replace removed device classes with their proper labels. 2007-10-04 19:08:37 +02:00
Dave Airlie
c4a9a70888 i915: add superioctl support to the ttm codepaths. 
gears now runs for about 10-15 seconds with some artifacts before falling
over.
 2007-10-04 15:31:47 +10:00
Brian
1a69db9d2d use different temps in exec_tex() for bias 2007-10-03 16:34:04 -06:00
Brian
68c4254d75 updated comments 2007-10-03 16:18:44 -06:00
Brian
635c4c41bd Add outputs_written bitfield to pipe_shader_state, use it to determine if fragment shader writes Z. 2007-10-03 14:43:57 -06:00
Roland Scheidegger
db0f050582 minor fog calc cleanup 2007-10-03 22:20:44 +02:00
Brian
65996f27f4 Move XSTDCALL definition to p_compiler.h 2007-10-03 13:50:12 -06:00
Brian
5356ba250c handle frag progs that write Z 2007-10-03 13:50:11 -06:00
Brian
a9f0330061 basic support for reading GL_DEPTH_COMPONENT 2007-10-03 13:50:11 -06:00
Brian
e6f4af6b23 added s8z24_get_tile() 2007-10-03 13:50:11 -06:00
Brian
76e61556e7 fix eq/neq bugs 2007-10-03 13:50:11 -06:00
Brian
df235f33a6 fix f/u mix-up in micro_trunc() 2007-10-03 13:50:11 -06:00
Brian
1a18ebc6b3 move TEX code into exec_tex() 2007-10-03 13:50:11 -06:00
Michel Dänzer
e9df20c2fa Some minor cleanups. 2007-10-03 20:37:59 +02:00
Michel Dänzer
86a03e43ce Double amount of memory allocated for generated shader code. 
The code generated for the glxgears vertex shader didn't fit, causing a crash.
 2007-10-03 20:35:19 +02:00
Michel Dänzer
344464bf2e Track fragment and vertex shader code generation via pipe shader state objects. 
Unfortunately, the generated fragment shader code is effectively unusable until
it handles quad->mask.
 2007-10-03 20:33:23 +02:00
Michel Dänzer
ce765a7fb7 intel_winsys: Adapt to DRM changes (again). 
It was decided after all to stick to 'pipes' here, even though the actual
meaning is now 'planes'.
 2007-10-03 18:39:39 +02:00
Zack Rusin
07cd46d111 In vertex shaders also expect the template to be stack allocated 
structure so allocate a private copy of it.
 2007-10-03 12:01:18 -04:00
Zack Rusin
b46926c4be Unify the definitions of the 4 component dot product into one 
location.
 2007-10-03 10:33:38 -04:00
Zack Rusin
cdd38d487a Unify handling of userplanes and regular planes to simplify 
the clipping code.
(really done by Keith)
 2007-10-03 10:33:38 -04:00
Zack Rusin
a7e997cfc5 Get rid of ST_NEW_SHADER flag and the dependency on _NEW_PROGRAM 
which is being hit all the time. Done by Keith really.
 2007-10-03 10:33:38 -04:00
Jouk
b263435a98 Update of OpenVMS makefiles for the use of "new" include file convention 2007-10-03 15:21:40 +02:00
Zack Rusin
5e4309ee92 Explain a little better what we're doing here. 2007-10-03 08:50:27 -04:00
Zack Rusin
51345cb3c4 Make softpipe behave more like a real driver by always allocating something 
in the state functions.
 2007-10-03 08:47:36 -04:00
Michel Dänzer
58cdd1dc52 i915: Only align texture pitch to 64 bytes when textures can be render targets. 2007-10-03 11:25:59 +02:00
Michel Dänzer
1bc84102ad i915: Work around texture pitch related performance drops on i915 at least. 2007-10-03 11:06:48 +02:00
Dave Airlie
fa031c8914 i915: add superioctl initial support inside bufmgr ttm 2007-10-03 16:54:59 +10:00
Dave Airlie
4cd3ef58a9 i915/drmbuf: attempt to push relocations into buffer manager 
This moves the relocations into the buffer manager in prepration for
a superioctl move.
 2007-10-03 15:50:46 +10:00
Brian
4b6cc36b2b clean-ups 2007-10-02 19:44:55 -06:00
Brian
355f8f7eed Implement/use fragment kill results 2007-10-02 19:16:57 -06:00
Brian
ff9949d05c Implement TGSI_OPCODE_SNE with micro_ne() 2007-10-02 17:13:06 -06:00
Brian
066ccec494 Separate TGSI_OPCODE_KIL and TGSI_OPCODE_KILP (predicated). 
These correspond to the NV and ARB-style fragment program KIL instructions.
The former is really supposed to examine the NV condition codes but Mesa's
GLSL compiler always emits unconditional KIL instructions.
 2007-10-02 17:07:30 -06:00
Brian
ca34912bf7 assert that program length > 1 (some code, plus END) 2007-10-02 16:57:19 -06:00
Brian
ae28d19bbf added MESA_FORMAT_Z16 in st_mesa_format_to_pipe_format(), for Glean 2007-10-02 16:56:02 -06:00
Brian
d781cdc8fa Generate a texenv fragment program if there's a GLSL vertex shader but no GLSL fragment shader. 
This allows Glean glsl1 test to get pretty far.
 2007-10-02 16:55:21 -06:00
Brian
2dbd905ab0 fix comment: s/branch/kill/ 2007-10-02 16:50:40 -06:00
Brian
c9dceb17c0 Push mask stacks upon CAL, pop upon RET. 
Still need to handle conditional RET statements...
 2007-10-02 16:24:40 -06:00
Brian
4d155a32d2 added license and interpreter comments 2007-10-02 16:17:34 -06:00
Brian
53a6a55c7c Implement CONT statement. 2007-10-02 16:05:07 -06:00