| .. |
|
asahi
|
asahi: use mesa_prim_has_adjacency
|
2024-12-12 21:16:13 +00:00 |
|
crocus
|
gallium: replace PIPE_SHADER_CAP_INDIRECT_INPUT/OUTPUT_ADDR with NIR options
|
2024-12-03 12:57:36 +00:00 |
|
d3d12
|
mesa: update more drivers to handle pipe_blit_info swizzle_enable
|
2024-12-05 18:27:37 +00:00 |
|
etnaviv
|
etnaviv: add debug switch to disable texture descriptor usage
|
2024-12-18 12:42:37 +00:00 |
|
freedreno
|
freedreno/fdl, tu: Allow swaps with mutable tiled images
|
2024-12-18 20:27:44 +00:00 |
|
i915
|
i915g: fix glClearColor using a 1 byte color format
|
2024-12-08 17:33:27 +01:00 |
|
iris
|
iris: Check that mem_fence_bo was created
|
2024-12-19 08:54:00 -08:00 |
|
lima
|
mesa: update more drivers to handle pipe_blit_info swizzle_enable
|
2024-12-05 18:27:37 +00:00 |
|
llvmpipe
|
llvmpipe/ci: Actually enable ASan testing for llvmpipe-deqp-asan
|
2024-12-17 12:10:05 +00:00 |
|
nouveau
|
gallium: replace PIPE_SHADER_CAP_INDIRECT_INPUT/OUTPUT_ADDR with NIR options
|
2024-12-03 12:57:36 +00:00 |
|
panfrost
|
panfrost: Re-emit texture descriptor if the data size has changed
|
2024-12-18 22:58:20 -05:00 |
|
r300
|
mesa: update more drivers to handle pipe_blit_info swizzle_enable
|
2024-12-05 18:27:37 +00:00 |
|
r600
|
r600: fix a constant buffer memory leak for u_blitter
|
2024-12-13 16:58:38 +00:00 |
|
radeonsi
|
radeonsi/vcn: Enable write combine for decode
|
2024-12-19 11:06:48 +00:00 |
|
softpipe
|
ci/deqp: Add a DEQP_FORCE_ASAN option
|
2024-12-17 12:10:04 +00:00 |
|
svga
|
svga/ci: Convert to deqp-runner suite
|
2024-12-12 10:35:40 +00:00 |
|
tegra
|
build: pass licensing information in SPDX form
|
2024-06-29 12:42:49 -07:00 |
|
v3d
|
v3d: make v3d_flush_resource reallocate non-shareable resources
|
2024-12-18 12:56:01 +00:00 |
|
vc4
|
mesa: update more drivers to handle pipe_blit_info swizzle_enable
|
2024-12-05 18:27:37 +00:00 |
|
virgl
|
ci: python-test rename artifacts
|
2024-12-13 10:04:03 -08:00 |
|
zink
|
ci/lava: Use CI_JOB_TIMEOUT instead of separate variable
|
2024-12-18 09:23:27 +00:00 |