fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-02-21 10:00:36 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 4
25090 commits 64 branches 923 tags 1.1 GiB
Commit graph

25090 commits

This branch
This branch
All branches
Author SHA1 Message Date
Dave Airlie
771e19a861 r300: remove warning introduced with OQ 2009-08-18 20:30:15 +10:00
Dave Airlie
f74e00f4d1 radeon/r200: fix build after OQ commits 2009-08-18 20:29:02 +10:00
Dave Airlie
9ad76e9479 r300: OQ rework 
Move to common code base so radeon/r200 can add support for this.
Make OQ start a state emitted like all normal state, and make no-tcl
flushing work in proper places.

Really need a generic post emit space reservation mechanism like max_state
so we can reserve some space for the emit

this code passes demos/arbocclude, piglit occlusion query and
glean occlusion query with TCL and NO-TCL on my rv530.
 2009-08-18 20:10:50 +10:00
Dave Airlie
0e705c0dd3 r300: fix missing BEGIN/END batches 2009-08-18 20:10:08 +10:00
Dave Airlie
c80bc3abcd r300: fix big endian build 2009-08-18 13:55:12 +10:00
Brian Paul
3aafd22f6a gallium: memset() tgsi_exec_machine to all zeros in tgsi_exec_machine_create() 
This fixes invalid values for CondStackTop, LoopStackTop, etc.
 2009-08-17 17:13:17 -06:00
Brian Paul
680df529a3 demos/glsl: remove glutInitWindowPosition() calls 2009-08-17 17:13:17 -06:00
Alex Deucher
af1dc225c2 r600: fix counting error after the last commit 2009-08-17 18:16:38 -04:00
Alex Deucher
66c632b5a1 r600: make sure the number of indices is valid 
make sure the number of indices is valid for the
requested prim type.  glxgears sends invalid
quad strips with only 2 indices for example.
 2009-08-17 17:47:27 -04:00
Alex Deucher
c3380ded10 radeon: remove RADEON_DEBUG_BO stuff 
This stuff was a vestige of the r600 bring up and
now mostly serves to periodically break the build.
 2009-08-17 15:42:19 -04:00
Maarten Maathuis
caf40d5d14 nv50: remove a few cases of directly casting struct pipe_context 2009-08-17 18:48:14 +02:00
Maarten Maathuis
97cc526eb7 nv50: borrow some flushing code from the ddx 
- This fixes neverball corruption.
- I'm unsure about what we're actually flushing here.
 2009-08-17 18:48:14 +02:00
Maarten Maathuis
f199dbdb76 gallium: Make PIPE_TRANSFER_{READ,WRITE,READ_WRITE} bitmask friendly. 2009-08-17 18:48:14 +02:00
Maarten Maathuis
93ce4c99d4 nv50: whitespace fixes and deobfuscation 2009-08-17 18:48:13 +02:00
Brian Paul
7c4223876b cell: fix incorrect pipe_transfer tests 
The value is an enum, not a bitmask.
 2009-08-17 08:28:22 -06:00
Jerome Glisse
c952c1f109 r300: split vbo rendering with big drawarray case 
Split vbo rendering when the number of elements requested
by drawarrays is bigger than 65536.
 2009-08-17 12:50:27 +02:00
Christoph Bumiller
0204c7d8d7 nv50: fix stencil state 
It's the front stencil methods that have contiguous offsets,
not the back ones.
Unfortunately the names in the header still have FRONT/BACK
reversed, so I'm using hex values until it gets updated.
 2009-08-17 12:26:54 +02:00
Dave Airlie
743c4af5cd radeon: turn off bo debugging 2009-08-17 19:09:15 +10:00
Maciej Cencora
fd97f2f8b8 r300: disable ZTOP only when occlusion queries are used 2009-08-16 02:04:29 +02:00
Maciej Cencora
30e9c753b8 Merge branch 'oq' 2009-08-16 01:56:29 +02:00
Pauli Nieminen
57f55af219 mesa: Add 2 new demos to .gitignore. 2009-08-15 13:30:15 -06:00
Maarten Maathuis
a7adb85827 nv50: avoid a NULL-ptr dereference when the pipe context changes 
- We cannot assume all state objects are present when the pipe context changes.
 2009-08-15 16:57:00 +02:00
Christoph Bumiller
a2af40b846 nv50: align registers used with TEX to 4 
The TEX instruction is passed the first index of a contiguous
range of 4 TEMP registers that contain coordinates / LOD and,
after execution, the texel values.
It seems the first index is required to be a multiple of 4 on
some (older ?) cards.
 2009-08-15 16:22:27 +02:00
Maciej Cencora
60587182d4 r300: enable ARB_occlusion_query 
Supported only on HW with TCL block and with proper radeon drm.
Required minimum radeon drm version is 1.30 or KMS.
 2009-08-15 15:14:29 +02:00
Maciej Cencora
d2b1b9e8d5 radeon: add flag for drm OQ support 2009-08-15 15:14:25 +02:00
Maciej Cencora
f3e1d7d6f8 r300: temporary occlusion query hack 2009-08-15 15:14:24 +02:00
Maciej Cencora
8d60c0b751 r300: clear not_flushed OQ list after flush 2009-08-15 15:14:24 +02:00
Maciej Cencora
c903834d4d r300/oq: add some debugging info 2009-08-15 15:14:23 +02:00
Maciej Cencora
0d0f01e2e0 r300: add occlusion queries support 
TODO:
- use proper interface for checking if bo is idle when it's available
- disable ZTOP only when needed
- make it work under KMS
 2009-08-15 15:14:11 +02:00
Dave Airlie
f2daded812 radeon space: realign with drm space check code 2009-08-15 21:34:17 +10:00
Dave Airlie
a6cc45e135 r300: fixup space checks since VBO code 
Hopefully this gets the ordering correct so the space checks don't fail.
 2009-08-15 21:18:30 +10:00
Dave Airlie
3cc9a28b9b r300: add just in case warn I don't think this can actually happen 2009-08-15 20:30:45 +10:00
Dave Airlie
5e4e8effec radeon: enable vertex splitting for IBs 
Based on Maciej's code, just fixed up the alignments for INDX_BUFFER

ut2004 runs AS-Convoy
 2009-08-15 20:22:13 +10:00
Roland Scheidegger
b9789948e0 i965: disable bounds checking on arrays with stride 0 
if stride is 0 we cannot use count as max index for bounds checking,
since the hardware will simply return 0 as data for indices failing
bounds check. If stride is 0 any index should be valid hence simply
disable bounds checking in this case.
This fixes bugs introduced with e643bc5fc7.
 2009-08-15 03:44:43 +02:00
Ian Romanick
e304c65a2b i965: Add support for GL_ARB_seamless_cube_map 2009-08-14 16:28:51 -07:00
Ian Romanick
8b0b33530c demos/cubemap: Add support for GL_ARB_seamless_cube_map 2009-08-14 16:28:51 -07:00
Ian Romanick
06ae1db4a9 Regenerate files for GL_ARB_seamless_cube_map 2009-08-14 16:28:51 -07:00
Ian Romanick
9d5bb3c6f8 Infrastructure for GL_ARB_seamless_cube_map 2009-08-14 16:28:51 -07:00
Ian Romanick
970f768666 Regenerate files for GL_APPLE_flush_buffer_range 2009-08-14 16:28:50 -07:00
Maciej Cencora
a89963cec1 Merge branch 'vbo_clean' 
Conflicts:
	src/mesa/drivers/dri/r300/r300_draw.c
 2009-08-15 00:52:44 +02:00
Maciej Cencora
7fe0dd2e6e r300: mark VBO buffer objects as persistent 2009-08-15 00:39:19 +02:00
Maciej Cencora
cd703049db r300: unmap buffer objects after usage 2009-08-14 23:56:04 +02:00
Brian Paul
71b1610941 mesa: append uniform values to the log file the first time we use a shader 
This info is essential to using/debugging a shader outside of its normal
application.
 2009-08-14 12:58:21 -06:00
Brian Paul
12199ed96c mesa: also pass the GPU program to _mesa_append_uniforms_to_file() 
We want the post-link program at this points.
 2009-08-14 12:57:39 -06:00
Brian Paul
e3d47515f9 vbo: call _mesa_valid_to_render() 2009-08-14 11:31:00 -06:00
Brian Paul
d09a19bf6e Merge branch 'mesa_7_5_branch' 2009-08-14 11:27:51 -06:00
Brian Paul
db598b8998 mesa: new _mesa_append_uniforms_to_file() debug/logging function 2009-08-14 11:27:33 -06:00
Brian Paul
b6e5600bd4 mesa: call _mesa_valid_to_render() 2009-08-14 11:27:33 -06:00
Brian Paul
d03dde16eb vbo: call _mesa_valid_to_render() 2009-08-14 11:27:33 -06:00
Brian Paul
56c4226fcc mesa: new _mesa_valid_to_render() function 
Tests if the current shader/program is valid and that the framebuffer is
complete.  To be called by glBegin, glDrawArrays, etc.
 2009-08-14 11:27:33 -06:00