fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 00:58:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2
12272 commits 66 branches 933 tags 964 MiB
Commit graph

12272 commits

This branch
This branch
All branches
Author SHA1 Message Date
Keith Packard
76286bc76c [intel-gem] Make sure set_domain is called often enough. 
The write_domain needs to be set after any batch buffer uses an object,
track when that happens in the new 'cpu_domain_set' field.
 2008-05-22 10:44:47 -07:00
Keith Packard
8b49cc104d [intel-gem] Don't calloc reloc buffers 
Only a few relocations are typically used, so don't clear the
whole thing.
 2008-05-17 23:34:47 -07:00
Eric Anholt
cba90d4a77 [GEM] Actually include the presumed offset in initial relocations. 
This avoids kernel relocations for most batchbuffer relocs.
 2008-05-13 11:30:18 -07:00
Keith Packard
145523ba3a [intel] update GEM api. Add bo_subdata and bo_get_subdata driver hooks. 
Track DRM GEM name changes.
Add driver hooks for bo_subdata and bo_get_subdata so that GEM can use pread
and pwrite.
 2008-05-11 00:16:25 -07:00
Keith Packard
0cb006c1fd [intel-gem] move domains to relocations. add set_domain to bo_map. 
Fix the kernel API to place the read/write domain information in the
relocation instead of the buffer.
 2008-05-08 10:38:55 -07:00
Keith Packard
fda5687241 [intel] intel_batchbuffer_flush using uninit 'used' to check for buffer empty 
Make sure 'used' tracks the right value through the whole function.
Also, use GLint for intel_batchbuffer_space in case we do bad things
in the future.
 2008-05-08 10:37:23 -07:00
Keith Packard
68a9161832 Merge commit 'anholt/drm-gem' into drm-gem 2008-05-07 20:20:26 -07:00
Eric Anholt
ead798eb10 GEM: Remove already-disabled PIPE_CONTROL command. 
This existed to get the icache flushed.  However, GEM handles this for us
now for sure, and we had disabled it prematurely anyway.
 2008-05-07 14:01:18 -07:00
Eric Anholt
ab50ddaa91 GEM: Make dri_emit_reloc take GEM domain flags instead of TTM flags. 
The GEM flags are much more descriptive for what we need.  Since this makes
bufmgr_fake rather device-specific, move it to the intel common directory.
We've wanted to do device-specific stuff to it before.
 2008-05-07 13:51:29 -07:00
Eric Anholt
8b2a7f08bc GEM: Don't emit an extra MI_FLUSH in the batch since GEM handles it. 2008-05-07 10:01:14 -07:00
Keith Packard
c75b2d74d8 Merge commit 'anholt/drm-gem' into drm-gem 2008-05-06 22:07:58 -07:00
Keith Packard
a2ec8570ae [intel-GEM] partial support for memory domains. 
Doesn't deal with local modifications yet (need new kernel set_domain ioctl
for that to work). Also, guesses what domains are affected based on the
read/write bits set in the flags. Works for 915, probably not so much for
965.
 2008-05-06 22:06:41 -07:00
Eric Anholt
42d4f89264 GEM: Fix previous commit to avoid asserting when we run into reserved space. 
These are the dwords that the reserved space is for.
 2008-05-06 15:25:51 -07:00
Eric Anholt
96f52f089f GEM: Don't emit an extra MI_FLUSH in the batch since GEM handles it. 2008-05-06 13:57:08 -07:00
Keith Packard
537bbe6dec [intel-GEM] Add tiling support to swrast. 
Accessing tiled surfaces without using the fence registers requires that
software deal with the address swizzling itself.
 2008-05-06 10:51:08 -07:00
Keith Packard
df4b49c2ce Dump buffer tiled status from intelPrintSAREA 2008-05-05 22:08:05 -07:00
Eric Anholt
e9a2a67745 GEM: Allocate the right number of relocs, avoiding heap smashing. 2008-05-05 15:45:15 -07:00
Eric Anholt
1decab06d1 GEM: Include target buffer handle in relocation debug. 2008-05-05 15:44:49 -07:00
Eric Anholt
01d1a292bf GEM: Set validate index to keep the same buffer from being duped on the list. 2008-05-05 14:20:18 -07:00
Eric Anholt
be59d52ca0 Print GEM handles instead of BO pointers in debugging. 
small integers are much prettier, and let me correlate to DRM debug output.
 2008-05-05 14:15:40 -07:00
Eric Anholt
5290ec4756 Initialize bufmgr_gem->validate_array[i].offset. 
This is just cosmetic, to produce less scary values when the ioctl fails and
doesn't return values there.
 2008-05-05 13:45:45 -07:00
Eric Anholt
1f810b85b1 Make intel_{batch,exec}_ioctl return an error code so we can recover better. 2008-05-05 13:40:50 -07:00
Keith Packard
87ccc03736 Add intel_bufmgr_gem.c to i915 2008-05-05 10:46:27 -07:00
Keith Packard
367b1e35dc Temporarily disable intel pixel ops on i915 for GEM 
Instead of attempting to fix these for GEM, just disable until GEM is
working.
 2008-05-05 10:45:30 -07:00
Eric Anholt
81ec0545c9 Don't forget to set handle of shared buffers. 
(And fix a nearby whitespace nit)
 2008-05-02 18:25:00 -07:00
Eric Anholt
3d19a095cd Fix GEM execbuf ioctl argument. 2008-05-02 18:24:13 -07:00
Eric Anholt
7349f218b4 Fix to use GEM execbuf instead of TTM. 2008-05-02 17:13:45 -07:00
Eric Anholt
ef33e76ceb Minor fixups to get GEM to the point of execbuf ioctl. 2008-05-02 17:00:47 -07:00
Eric Anholt
eb10cdc838 [intel] Fix build for GEM. TTM is now disabled, and fencing is gone. 
Fencing was used in two places: ensuring that we didn't get too many frames
ahead of ourselves, and glFinish.  glFinish will be satisfied by waiting on
buffers like we would do for CPU access on them.  The "don't get too far ahead"
is now the responsibility of the execution manager (kernel).
 2008-05-02 14:11:19 -07:00
Eric Anholt
89bba44e96 Add intel_bufmgr_gem for new graphics execution manager. 2008-05-02 12:58:25 -07:00
Eric Anholt
3323ccb803 [intel] Warnings fixes. 2008-05-02 12:25:48 -07:00
Eric Anholt
6acb94f89e [intel] Merge intel_ioctl.h. Not sure how this slipped by in the .c merge. 2008-05-02 12:25:12 -07:00
Brian Paul
6e19f82c37 fix conversion of GLfloat display list IDs 
Use floor() to convert to int (per Mark Kildard and the SI).
Also, change translate_id() to return a signed integer since we may be
offsetting from GL_LIST_BASE.
 2008-05-01 14:59:34 -06:00
Brian Paul
5f0fa82f68 Add support for GL_REPLACE_EXT texture env mode. 
GL_REPLACE_EXT comes from the ancient GL_EXT_texture extension.  Found an old demo that
actually uses it.
The values of the GL_REPLACE and GL_REPLACE_EXT tokens is different, unfortunately.
 2008-04-30 16:07:33 -06:00
Dan Nicholson
7154d661a6 autoconf: Fail from autoconf if the pkg-config macros aren't defined 
Instead of postponing the error from missing pkg-config macros to when
configure is run, make autoconf exit by using m4 macros.
 2008-04-30 14:05:57 -07:00
Brian Paul
9a43570f8c added xdemos/sharedtex.c test 
Test that modifications to a texture object in one rendering context are seen
in a second rendering context.
Press 't' to change the texture's image/colors.
 2008-04-30 14:45:58 -06:00
Dan Nicholson
80f68e1b6a autoconf: Don't substitute MESA_MAJOR and friends 
Since the autoconf config inherits from default, we don't need to
duplicate and substitute the MESA_* version numbers in configure.ac.
The version number is only needed in configure for the help text.
 2008-04-30 13:31:44 -07:00
Xiang, Haihao
d12fa3511d intel: test cpp to ensure mipmap tree matches texture image. 2008-04-30 16:27:52 +08:00
Brian Paul
aef4ca647d disable GL_TEXTURE_1D at end of frame to fix failed assertion 2008-04-29 18:37:41 -06:00
Brian Paul
4e0e02ae68 mesa: adjust glBitmap coords by a small epsilon 
Fixes problem with bitmaps jumping around by one pixel depending on window
size.  The rasterpos is often X.9999 instead of X+1.
Run progs/redbook/drawf and resize window to check.

Cherry picked from gallium-0.1 branch
 2008-04-29 18:37:41 -06:00
Ove Kaaven
4f474c7d1e r200: fix state submission issue causing bogus textures (bug 15730) 2008-04-29 22:14:05 +02:00
Michel Dänzer
acba9c1771 Change default of driconf "allow_large_textures" to announce hardware limits. 
The previous default these days served mostly to cause artifical problems with
GLX compositing managers like compiz (see e.g.
http://bugs.freedesktop.org/show_bug.cgi?id=10501).
 2008-04-29 18:43:28 +02:00
Alan Hourihane
62a32b0d68 build fix for xorg driver 2008-04-28 22:41:42 +01:00
Keith Packard
ca73488f48 [i965] short immediate values must be replicated to both halves of the dword 
The 32-bit immediate value in the i965 instruction word must contain two
copies of any 16-bit constants. brw_imm_uw and brw_imm_w just needed to
copy the value into both halves of the immediate value instruction field.
 2008-04-25 16:08:50 -07:00
Dan Nicholson
10d70e2f2c glcore: Respect DESTDIR 2008-04-25 11:36:55 -07:00
George Sapountzis
004922b141 fix make tarballs 2008-04-25 17:20:05 +03:00
Alan Hourihane
118de7a013 silence warning 2008-04-25 10:39:52 +01:00
Pierre Beyssac
fddb0f6e4f enable GL_EXT_multi_draw_arrays (see bug 15670) 2008-04-24 16:29:34 -06:00
Alan Hourihane
6497d50924 include <X11/Xlib.h> 2008-04-23 15:59:23 +01:00
George Sapountzis
f6f9f5e481 drop stray includes of glapi 2008-04-23 11:12:31 +03:00