2016-08-19 12:13:24 -07:00
|
|
|
/*
|
|
|
|
|
* Copyright © 2016 Intel Corporation
|
|
|
|
|
*
|
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
|
*
|
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
|
* Software.
|
|
|
|
|
*
|
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
|
|
|
* IN THE SOFTWARE.
|
|
|
|
|
*/
|
|
|
|
|
|
2021-03-03 13:20:06 -08:00
|
|
|
#ifndef INTEL_DECODER_H
|
|
|
|
|
#define INTEL_DECODER_H
|
2016-08-19 12:13:24 -07:00
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
#include <stdbool.h>
|
2017-12-13 00:10:12 -08:00
|
|
|
#include <stdio.h>
|
2016-08-19 12:13:24 -07:00
|
|
|
|
2021-04-05 11:47:31 -07:00
|
|
|
#include "dev/intel_device_info.h"
|
2017-09-23 21:32:10 +01:00
|
|
|
#include "util/hash_table.h"
|
2018-11-08 14:48:20 +02:00
|
|
|
#include "util/bitset.h"
|
|
|
|
|
|
2022-10-05 12:52:05 -07:00
|
|
|
#include "common/intel_engine.h"
|
2016-10-04 16:19:43 +01:00
|
|
|
|
2017-09-27 20:57:28 +01:00
|
|
|
#ifdef __cplusplus
|
|
|
|
|
extern "C" {
|
|
|
|
|
#endif
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_spec;
|
|
|
|
|
struct intel_group;
|
|
|
|
|
struct intel_field;
|
|
|
|
|
union intel_field_value;
|
2016-08-19 12:13:24 -07:00
|
|
|
|
2022-10-05 12:52:05 -07:00
|
|
|
#define INTEL_ENGINE_CLASS_TO_MASK(x) BITSET_BIT(x)
|
2018-11-08 14:48:20 +02:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
static inline uint32_t intel_make_gen(uint32_t major, uint32_t minor)
|
2016-08-19 12:13:24 -07:00
|
|
|
{
|
|
|
|
|
return (major << 8) | minor;
|
|
|
|
|
}
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_group *intel_spec_find_struct(struct intel_spec *spec, const char *name);
|
2021-04-05 13:19:39 -07:00
|
|
|
struct intel_spec *intel_spec_load(const struct intel_device_info *devinfo);
|
2021-04-12 20:17:16 -07:00
|
|
|
struct intel_spec *
|
|
|
|
|
intel_spec_load_from_path(const struct intel_device_info *devinfo,
|
|
|
|
|
const char *path);
|
2022-12-28 13:48:53 -08:00
|
|
|
struct intel_spec *intel_spec_load_filename(const char *dir, const char *name);
|
2021-03-03 13:49:18 -08:00
|
|
|
void intel_spec_destroy(struct intel_spec *spec);
|
|
|
|
|
uint32_t intel_spec_get_gen(struct intel_spec *spec);
|
|
|
|
|
struct intel_group *intel_spec_find_instruction(struct intel_spec *spec,
|
2022-10-05 12:52:05 -07:00
|
|
|
enum intel_engine_class engine,
|
2021-03-09 09:44:02 -08:00
|
|
|
const uint32_t *p);
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_group *intel_spec_find_register(struct intel_spec *spec, uint32_t offset);
|
|
|
|
|
struct intel_group *intel_spec_find_register_by_name(struct intel_spec *spec, const char *name);
|
|
|
|
|
struct intel_enum *intel_spec_find_enum(struct intel_spec *spec, const char *name);
|
2017-09-30 14:41:20 +01:00
|
|
|
|
2023-08-04 11:14:27 +03:00
|
|
|
int intel_group_get_length(const struct intel_group *group, const uint32_t *p);
|
|
|
|
|
const char *intel_group_get_name(const struct intel_group *group);
|
|
|
|
|
uint32_t intel_group_get_opcode(const struct intel_group *group);
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_field *intel_group_find_field(struct intel_group *group, const char *name);
|
|
|
|
|
struct intel_enum *intel_spec_find_enum(struct intel_spec *spec, const char *name);
|
2017-09-30 14:43:06 +01:00
|
|
|
|
2023-11-27 19:43:08 +02:00
|
|
|
bool intel_field_is_header(const struct intel_field *field);
|
2016-08-19 12:13:24 -07:00
|
|
|
|
2019-07-12 16:30:39 -07:00
|
|
|
/* Only allow 5 levels of subgroup'ing
|
|
|
|
|
*/
|
|
|
|
|
#define DECODE_MAX_ARRAY_DEPTH 5
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_field_iterator {
|
2023-11-27 19:43:08 +02:00
|
|
|
const struct intel_group *group;
|
2017-05-30 20:06:48 +01:00
|
|
|
char name[128];
|
2016-08-19 12:13:24 -07:00
|
|
|
char value[128];
|
2017-12-13 08:23:50 -08:00
|
|
|
uint64_t raw_value;
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_group *struct_desc;
|
2016-09-08 16:15:18 -07:00
|
|
|
const uint32_t *p;
|
2017-12-12 17:36:47 -08:00
|
|
|
int p_bit; /**< bit offset into p */
|
2017-08-03 14:50:35 +01:00
|
|
|
const uint32_t *p_end;
|
2018-04-03 11:45:24 +01:00
|
|
|
int start_bit; /**< current field starts at this bit offset into p */
|
|
|
|
|
int end_bit; /**< current field ends at this bit offset into p */
|
2017-05-30 20:06:48 +01:00
|
|
|
|
2023-11-27 19:43:08 +02:00
|
|
|
const struct intel_field *fields[DECODE_MAX_ARRAY_DEPTH];
|
|
|
|
|
const struct intel_group *groups[DECODE_MAX_ARRAY_DEPTH];
|
2019-07-12 16:30:39 -07:00
|
|
|
int array_iter[DECODE_MAX_ARRAY_DEPTH];
|
|
|
|
|
int level;
|
2017-05-30 20:06:48 +01:00
|
|
|
|
2023-11-27 19:43:08 +02:00
|
|
|
const struct intel_field *field;
|
2016-10-14 17:04:50 +01:00
|
|
|
bool print_colors;
|
2016-08-19 12:13:24 -07:00
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_spec {
|
2017-09-22 18:00:25 +01:00
|
|
|
uint32_t gen;
|
|
|
|
|
|
2017-09-23 21:32:10 +01:00
|
|
|
struct hash_table *commands;
|
|
|
|
|
struct hash_table *structs;
|
|
|
|
|
struct hash_table *registers_by_name;
|
|
|
|
|
struct hash_table *registers_by_offset;
|
|
|
|
|
struct hash_table *enums;
|
2017-09-30 14:43:06 +01:00
|
|
|
|
|
|
|
|
struct hash_table *access_cache;
|
2017-09-22 18:00:25 +01:00
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_group {
|
|
|
|
|
struct intel_spec *spec;
|
2016-08-19 12:13:25 -07:00
|
|
|
char *name;
|
2017-05-30 20:06:48 +01:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_field *fields; /* linked list of fields */
|
|
|
|
|
struct intel_field *dword_length_field; /* <instruction> specific */
|
2017-05-30 20:06:48 +01:00
|
|
|
|
2017-09-26 00:54:49 +01:00
|
|
|
uint32_t dw_length;
|
2018-11-08 14:48:20 +02:00
|
|
|
uint32_t engine_mask; /* <instruction> specific */
|
2018-10-29 13:56:44 +02:00
|
|
|
uint32_t bias; /* <instruction> specific */
|
2019-07-11 16:02:46 -07:00
|
|
|
uint32_t array_offset; /* <group> specific */
|
|
|
|
|
uint32_t array_count; /* number of elements, <group> specific */
|
|
|
|
|
uint32_t array_item_size; /* <group> specific */
|
2018-05-01 22:18:11 +01:00
|
|
|
bool variable; /* <group> specific */
|
2018-05-01 22:14:12 +01:00
|
|
|
bool fixed_length; /* True for <struct> & <register> */
|
2017-05-30 20:06:48 +01:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_group *parent;
|
|
|
|
|
struct intel_group *next;
|
2016-08-19 12:13:25 -07:00
|
|
|
|
|
|
|
|
uint32_t opcode_mask;
|
|
|
|
|
uint32_t opcode;
|
2016-09-09 11:22:59 +01:00
|
|
|
|
2018-05-01 22:18:11 +01:00
|
|
|
uint32_t register_offset; /* <register> specific */
|
2016-08-19 12:13:25 -07:00
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_value {
|
2016-11-28 22:40:23 -08:00
|
|
|
char *name;
|
|
|
|
|
uint64_t value;
|
|
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_enum {
|
2016-11-28 22:40:23 -08:00
|
|
|
char *name;
|
|
|
|
|
int nvalues;
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_value **values;
|
2016-11-28 22:40:23 -08:00
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_type {
|
2016-08-19 12:13:25 -07:00
|
|
|
enum {
|
2021-03-03 13:58:15 -08:00
|
|
|
INTEL_TYPE_UNKNOWN,
|
|
|
|
|
INTEL_TYPE_INT,
|
|
|
|
|
INTEL_TYPE_UINT,
|
|
|
|
|
INTEL_TYPE_BOOL,
|
|
|
|
|
INTEL_TYPE_FLOAT,
|
|
|
|
|
INTEL_TYPE_ADDRESS,
|
|
|
|
|
INTEL_TYPE_OFFSET,
|
|
|
|
|
INTEL_TYPE_STRUCT,
|
|
|
|
|
INTEL_TYPE_UFIXED,
|
|
|
|
|
INTEL_TYPE_SFIXED,
|
|
|
|
|
INTEL_TYPE_MBO,
|
2021-10-26 14:46:21 -07:00
|
|
|
INTEL_TYPE_MBZ,
|
2021-03-03 13:58:15 -08:00
|
|
|
INTEL_TYPE_ENUM
|
2016-08-19 12:13:25 -07:00
|
|
|
} kind;
|
|
|
|
|
|
2021-03-03 13:58:15 -08:00
|
|
|
/* Struct definition for INTEL_TYPE_STRUCT */
|
2016-11-28 22:40:23 -08:00
|
|
|
union {
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_group *intel_struct;
|
|
|
|
|
struct intel_enum *intel_enum;
|
2016-11-28 22:40:23 -08:00
|
|
|
struct {
|
2021-03-03 13:58:15 -08:00
|
|
|
/* Integer and fractional sizes for INTEL_TYPE_UFIXED and INTEL_TYPE_SFIXED */
|
2016-11-28 22:40:23 -08:00
|
|
|
int i, f;
|
|
|
|
|
};
|
|
|
|
|
};
|
2016-08-19 12:13:25 -07:00
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
union intel_field_value {
|
2017-09-30 14:43:06 +01:00
|
|
|
bool b32;
|
|
|
|
|
float f32;
|
|
|
|
|
uint64_t u64;
|
|
|
|
|
int64_t i64;
|
|
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_field {
|
|
|
|
|
struct intel_group *parent;
|
|
|
|
|
struct intel_field *next;
|
|
|
|
|
struct intel_group *array;
|
2017-08-02 19:31:08 +01:00
|
|
|
|
2016-08-19 12:13:25 -07:00
|
|
|
char *name;
|
|
|
|
|
int start, end;
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_type type;
|
2016-08-19 12:13:25 -07:00
|
|
|
bool has_default;
|
|
|
|
|
uint32_t default_value;
|
2016-10-15 00:16:25 +01:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_enum inline_enum;
|
2016-08-19 12:13:25 -07:00
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
void intel_field_iterator_init(struct intel_field_iterator *iter,
|
2023-11-27 19:43:08 +02:00
|
|
|
const struct intel_group *group,
|
2021-03-09 09:44:02 -08:00
|
|
|
const uint32_t *p, int p_bit,
|
|
|
|
|
bool print_colors);
|
2016-08-19 12:13:24 -07:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
bool intel_field_iterator_next(struct intel_field_iterator *iter);
|
2016-10-11 18:26:26 +01:00
|
|
|
|
2023-11-27 19:43:08 +02:00
|
|
|
void intel_print_group_custom_spacing(FILE *outfile,
|
|
|
|
|
const struct intel_group *group,
|
2024-04-15 09:26:41 -07:00
|
|
|
uint64_t offset, const uint32_t *p,
|
|
|
|
|
int p_bit, bool color,
|
|
|
|
|
const char *spacing_reg,
|
|
|
|
|
const char *spacing_dword);
|
2021-03-03 13:49:18 -08:00
|
|
|
void intel_print_group(FILE *out,
|
2023-11-27 19:43:08 +02:00
|
|
|
const struct intel_group *group,
|
2021-03-09 09:44:02 -08:00
|
|
|
uint64_t offset, const uint32_t *p, int p_bit,
|
|
|
|
|
bool color);
|
2017-03-19 22:11:52 -07:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
enum intel_batch_decode_flags {
|
2017-12-13 00:10:12 -08:00
|
|
|
/** Print in color! */
|
2023-08-04 11:16:14 +03:00
|
|
|
INTEL_BATCH_DECODE_IN_COLOR = (1 << 0),
|
2017-12-13 00:10:12 -08:00
|
|
|
/** Print everything, not just headers */
|
2023-08-04 11:16:14 +03:00
|
|
|
INTEL_BATCH_DECODE_FULL = (1 << 1),
|
2017-12-13 00:10:12 -08:00
|
|
|
/** Print offsets along with the batch */
|
2023-08-04 11:16:14 +03:00
|
|
|
INTEL_BATCH_DECODE_OFFSETS = (1 << 2),
|
2017-12-13 09:19:57 -08:00
|
|
|
/** Guess when a value is a float and print it as such */
|
2023-08-04 11:16:14 +03:00
|
|
|
INTEL_BATCH_DECODE_FLOATS = (1 << 3),
|
2023-08-01 23:16:43 +03:00
|
|
|
/** Print surface states */
|
2023-08-04 11:16:14 +03:00
|
|
|
INTEL_BATCH_DECODE_SURFACES = (1 << 4),
|
2023-08-01 23:16:43 +03:00
|
|
|
/** Print sampler states */
|
2023-08-04 11:16:14 +03:00
|
|
|
INTEL_BATCH_DECODE_SAMPLERS = (1 << 5),
|
|
|
|
|
/** Print accumulated state
|
|
|
|
|
*
|
|
|
|
|
* Instead of printing instructions as we parse them, retain a pointer to
|
|
|
|
|
* each of the last instruction emitted and print it upon parsing one of
|
|
|
|
|
* the following instructions :
|
|
|
|
|
* - 3DPRIMITIVE
|
|
|
|
|
* - GPGPU_WALKER
|
|
|
|
|
* - 3DSTATE_WM_HZ_OP
|
|
|
|
|
* - COMPUTE_WALKER
|
|
|
|
|
*/
|
|
|
|
|
INTEL_BATCH_DECODE_ACCUMULATE = (1 << 6),
|
2024-01-14 11:00:44 +02:00
|
|
|
/** Print vertex buffer data */
|
|
|
|
|
INTEL_BATCH_DECODE_VB_DATA = (1 << 7),
|
2017-12-13 00:10:12 -08:00
|
|
|
};
|
|
|
|
|
|
2023-08-01 23:16:43 +03:00
|
|
|
#define INTEL_BATCH_DECODE_DEFAULT_FLAGS \
|
|
|
|
|
(INTEL_BATCH_DECODE_FULL | \
|
|
|
|
|
INTEL_BATCH_DECODE_OFFSETS | \
|
|
|
|
|
INTEL_BATCH_DECODE_FLOATS | \
|
|
|
|
|
INTEL_BATCH_DECODE_SURFACES | \
|
2024-01-14 11:00:44 +02:00
|
|
|
INTEL_BATCH_DECODE_SAMPLERS | \
|
|
|
|
|
INTEL_BATCH_DECODE_VB_DATA)
|
2023-08-01 23:16:43 +03:00
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_batch_decode_bo {
|
2017-12-13 00:10:12 -08:00
|
|
|
uint64_t addr;
|
|
|
|
|
uint32_t size;
|
|
|
|
|
const void *map;
|
|
|
|
|
};
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_batch_decode_ctx {
|
intel: Make the decoder handle STATE_BASE_ADDRESS not being a buffer.
Normally, i965 programs STATE_BASE_ADDRESS every batch, and puts all
state for a given base in a single buffer.
I'm working on a prototype which emits STATE_BASE_ADDRESS only once at
startup, where each base address is a fixed 4GB region of the PPGTT.
State may live in many buffers in that 4GB region, even if there isn't
a buffer located at the actual base address itself.
To handle this, we need to save the STATE_BASE_ADDRESS values across
multiple batches, rather than assuming we'll see the command each time.
Then, each time we see a pointer, we need to ask the driver for the BO
map for that data. (We can't just use the map for the base address, as
state may be in multiple buffers, and there may not even be a buffer
at the base address to map.)
v2: Fix things caught in review by Lionel:
- Drop bogus bind_bo.size check.
- Drop "get the BOs again" code - we just get the BOs as needed
- Add a message about interface descriptor data being unavailable
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
2018-07-11 10:50:16 -07:00
|
|
|
/**
|
|
|
|
|
* Return information about the buffer containing the given address.
|
|
|
|
|
*
|
|
|
|
|
* If the given address is inside a buffer, the map pointer should be
|
|
|
|
|
* offset accordingly so it points at the data corresponding to address.
|
|
|
|
|
*/
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_batch_decode_bo (*get_bo)(void *user_data, bool ppgtt, uint64_t address);
|
2018-05-01 21:49:17 -07:00
|
|
|
unsigned (*get_state_size)(void *user_data,
|
2019-10-02 15:09:33 -04:00
|
|
|
uint64_t address,
|
|
|
|
|
uint64_t base_address);
|
2023-04-26 11:14:25 +03:00
|
|
|
|
|
|
|
|
void (*shader_binary)(void *user_data,
|
|
|
|
|
const char *short_name,
|
|
|
|
|
uint64_t address,
|
|
|
|
|
const void *data,
|
|
|
|
|
unsigned data_length);
|
|
|
|
|
|
2017-12-13 00:10:12 -08:00
|
|
|
void *user_data;
|
|
|
|
|
|
|
|
|
|
FILE *fp;
|
2024-01-25 12:36:06 -08:00
|
|
|
const struct brw_isa_info *brw;
|
|
|
|
|
const struct elk_isa_info *elk;
|
2021-04-05 13:19:39 -07:00
|
|
|
struct intel_device_info devinfo;
|
2021-03-03 13:49:18 -08:00
|
|
|
struct intel_spec *spec;
|
|
|
|
|
enum intel_batch_decode_flags flags;
|
2017-12-13 00:10:12 -08:00
|
|
|
|
2020-05-11 15:31:57 -05:00
|
|
|
bool use_256B_binding_tables;
|
2018-07-25 10:23:04 -07:00
|
|
|
uint64_t surface_base;
|
2020-05-11 12:42:39 -05:00
|
|
|
uint64_t bt_pool_base;
|
2018-07-25 10:23:04 -07:00
|
|
|
uint64_t dynamic_base;
|
|
|
|
|
uint64_t instruction_base;
|
2018-05-02 18:39:20 +01:00
|
|
|
|
|
|
|
|
int max_vbo_decoded_lines;
|
2018-11-07 16:50:32 +02:00
|
|
|
|
2022-10-05 12:52:05 -07:00
|
|
|
enum intel_engine_class engine;
|
2018-09-04 15:45:32 +01:00
|
|
|
|
|
|
|
|
int n_batch_buffer_start;
|
2021-07-19 18:29:21 +02:00
|
|
|
uint64_t acthd;
|
2023-06-07 00:37:03 +03:00
|
|
|
|
|
|
|
|
struct hash_table *commands;
|
2023-11-27 19:43:38 +02:00
|
|
|
struct hash_table *filters;
|
2023-06-07 00:37:03 +03:00
|
|
|
struct hash_table *stats;
|
2024-01-25 12:36:06 -08:00
|
|
|
|
|
|
|
|
void (*disassemble_program)(struct intel_batch_decode_ctx *ctx,
|
|
|
|
|
uint32_t ksp,
|
|
|
|
|
const char *short_name,
|
|
|
|
|
const char *name);
|
2017-12-13 00:10:12 -08:00
|
|
|
};
|
|
|
|
|
|
2024-01-25 12:36:06 -08:00
|
|
|
void intel_batch_decode_ctx_init_brw(struct intel_batch_decode_ctx *ctx,
|
|
|
|
|
const struct brw_isa_info *isa,
|
|
|
|
|
const struct intel_device_info *devinfo,
|
|
|
|
|
FILE *fp, enum intel_batch_decode_flags flags,
|
|
|
|
|
const char *xml_path,
|
|
|
|
|
struct intel_batch_decode_bo (*get_bo)(void *,
|
|
|
|
|
bool,
|
|
|
|
|
uint64_t),
|
|
|
|
|
unsigned (*get_state_size)(void *, uint64_t,
|
|
|
|
|
uint64_t),
|
|
|
|
|
void *user_data);
|
|
|
|
|
void intel_batch_decode_ctx_init_elk(struct intel_batch_decode_ctx *ctx,
|
|
|
|
|
const struct elk_isa_info *isa,
|
|
|
|
|
const struct intel_device_info *devinfo,
|
|
|
|
|
FILE *fp, enum intel_batch_decode_flags flags,
|
|
|
|
|
const char *xml_path,
|
|
|
|
|
struct intel_batch_decode_bo (*get_bo)(void *,
|
|
|
|
|
bool,
|
|
|
|
|
uint64_t),
|
|
|
|
|
unsigned (*get_state_size)(void *, uint64_t,
|
|
|
|
|
uint64_t),
|
|
|
|
|
void *user_data);
|
2021-03-03 13:49:18 -08:00
|
|
|
void intel_batch_decode_ctx_finish(struct intel_batch_decode_ctx *ctx);
|
2017-12-13 00:10:12 -08:00
|
|
|
|
|
|
|
|
|
2021-03-03 13:49:18 -08:00
|
|
|
void intel_print_batch(struct intel_batch_decode_ctx *ctx,
|
2021-03-09 09:44:02 -08:00
|
|
|
const uint32_t *batch, uint32_t batch_size,
|
|
|
|
|
uint64_t batch_addr, bool from_ring);
|
2017-12-13 00:10:12 -08:00
|
|
|
|
2023-06-07 00:37:03 +03:00
|
|
|
void intel_batch_stats_reset(struct intel_batch_decode_ctx *ctx);
|
|
|
|
|
|
|
|
|
|
void intel_batch_stats(struct intel_batch_decode_ctx *ctx,
|
|
|
|
|
const uint32_t *batch, uint32_t batch_size,
|
|
|
|
|
uint64_t batch_addr, bool from_ring);
|
|
|
|
|
|
|
|
|
|
void intel_batch_print_stats(struct intel_batch_decode_ctx *ctx);
|
|
|
|
|
|
2017-09-27 20:57:28 +01:00
|
|
|
#ifdef __cplusplus
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
2021-03-03 13:20:06 -08:00
|
|
|
#endif /* INTEL_DECODER_H */
|