mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-01-25 18:50:31 +01:00
455ebcccfb
isam.v is a version of isam that can load multiple components from IBOs. It uses some bits that are used for different purposes in other tex instructions: - bit 50 (.v): .s elsewhere - bit 53 (indicates whether an immediate offset is used): .p elsewhere - bit 18 (.1d when not set, has to be set for .v): 0 elsewhere For this reason, the bitset hierarchy for cat5 had to be reordered a bit. The immediate offset is encoded as an extra (immed) source register and an instruction flag (to be able to make the distinction between offset zero and no offset, although this might not be useful). This also adds a flag for the .1d field. Since this bit is active-low, this flag has inverted semantics: setting it will make .1d inactive. Note that some existing disassembler tests for isam had to be updated because the bit is never set and this is now disassembled as .1d. This matches the blob's disassembler. Signed-off-by: Job Noorman <jnoorman@igalia.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/28664> |
||
|---|---|---|
| .. | ||
| .gitlab-ci | ||
| afuc | ||
| ci | ||
| common | ||
| computerator | ||
| decode | ||
| drm | ||
| drm-shim | ||
| ds | ||
| fdl | ||
| ir2 | ||
| ir3 | ||
| isa | ||
| perfcntrs | ||
| registers | ||
| rnn | ||
| vulkan | ||
| .clang-format | ||
| .dir-locals.el | ||
| .editorconfig | ||
| meson.build | ||