fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-28 01:40:08 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

tu: Set 8E09 once

Browse source 
This was set the same for GMEM and sysmem render passes. Set it in the
beginning instead. Following the blob, only set it for BR.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/38581>
This commit is contained in:
Connor Abbott 2025-11-21 14:37:45 -05:00 • committed by Marge Bot
parent 76c5fb50ac
commit aa9435f5d1
1 changed files with 3 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/freedreno/vulkan/tu_cmd_buffer.cc
View file

@ -2047,8 +2047,10 @@ tu6_init_static_regs(struct tu_device *dev, struct tu_cs *cs)
phys_dev->info->magic.RB_DBG_ECO_CNTL);
tu_cs_emit_write_reg(cs, REG_A6XX_RB_RBP_CNTL,
phys_dev->info->magic.RB_RBP_CNTL);
if (CHIP >= A7XX)
if (CHIP >= A7XX) {
tu_cs_emit_regs(cs, A7XX_RB_UNKNOWN_8E09(0x4));
tu_cond_exec_end(cs);
}
if (CHIP == A7XX) {
tu_cs_emit_regs(cs, TPL1_BICUBIC_WEIGHTS_TABLE_REG(CHIP, 0, 0),
@ -2103,8 +2105,6 @@ tu7_emit_tile_render_begin_regs(struct tu_cs *cs)
tu_cs_emit_regs(cs,
A7XX_RB_BUFFER_CNTL(0x0));
tu_cs_emit_regs(cs, A7XX_RB_UNKNOWN_8E09(0x4));
tu_cs_emit_regs(cs, A7XX_RB_CLEAR_TARGET(.clear_mode = CLEAR_MODE_GMEM));
}
@ -2984,8 +2984,6 @@ tu6_sysmem_render_begin(struct tu_cmd_buffer *cmd, struct tu_cs *cs,
.rt7_sysmem = true,
));
tu_cs_emit_regs(cs, A7XX_RB_UNKNOWN_8E09(0x4));
tu_cs_emit_regs(cs, A7XX_RB_CLEAR_TARGET(.clear_mode = CLEAR_MODE_SYSMEM));
}