iris: Specify Untyped L1 cache policy for stateless accesses

Set write back L1 cache policy in STATE_BASE_ADDRESS instruction for A64
messages.

Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Suggested-by: Jason Ekstrand <jason@jlekstrand.net>
Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/16905>
This commit is contained in:
Sagar Ghuge 2021-08-16 12:29:37 -07:00 committed by Lionel Landwerlin
parent 79cd2c2759
commit 8aead60434

View file

@ -739,6 +739,9 @@ init_state_base_address(struct iris_batch *batch)
sba.IndirectObjectBufferSize = 0xfffff;
sba.InstructionBufferSize = 0xfffff;
sba.DynamicStateBufferSize = 0xfffff;
#if GFX_VERx10 >= 125
sba.L1CacheControl = L1CC_WB;
#endif
}
flush_after_state_base_change(batch);
@ -5500,6 +5503,9 @@ iris_update_binder_address(struct iris_batch *batch,
sba.SurfaceStateMOCS = mocs;
#if GFX_VER >= 9
sba.BindlessSurfaceStateMOCS = mocs;
#endif
#if GFX_VERx10 >= 125
sba.L1CacheControl = L1CC_WB;
#endif
}
#endif