2019-04-11 12:12:38 +01:00
|
|
|
#undef NDEBUG
|
|
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
#include <assert.h>
|
|
|
|
|
|
2021-04-05 11:47:31 -07:00
|
|
|
#include "intel_device_info.h"
|
2019-04-11 12:12:38 +01:00
|
|
|
|
|
|
|
|
int
|
|
|
|
|
main(int argc, char *argv[])
|
|
|
|
|
{
|
|
|
|
|
struct {
|
|
|
|
|
uint32_t pci_id;
|
|
|
|
|
const char *name;
|
|
|
|
|
} chipsets[] = {
|
|
|
|
|
#undef CHIPSET
|
2019-12-17 00:51:20 -08:00
|
|
|
#define CHIPSET(id, family, family_str, str_name) { .pci_id = id, .name = str_name, },
|
2019-04-11 12:12:38 +01:00
|
|
|
#include "pci_ids/i965_pci_ids.h"
|
2019-10-05 22:30:51 +01:00
|
|
|
#include "pci_ids/iris_pci_ids.h"
|
2019-04-11 12:12:38 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
for (uint32_t i = 0; i < ARRAY_SIZE(chipsets); i++) {
|
2021-04-05 13:19:39 -07:00
|
|
|
struct intel_device_info devinfo = { 0, };
|
2019-04-11 12:12:38 +01:00
|
|
|
|
2021-04-05 15:59:35 -07:00
|
|
|
assert(intel_get_device_info_from_pci_id(chipsets[i].pci_id, &devinfo));
|
2019-04-11 12:12:38 +01:00
|
|
|
|
2021-03-29 14:41:58 -07:00
|
|
|
assert(devinfo.ver != 0);
|
2019-04-11 12:12:38 +01:00
|
|
|
assert(devinfo.num_eu_per_subslice != 0);
|
|
|
|
|
assert(devinfo.num_thread_per_eu != 0);
|
|
|
|
|
assert(devinfo.timestamp_frequency != 0);
|
2021-03-18 11:03:35 +02:00
|
|
|
assert(devinfo.cs_prefetch_size > 0);
|
2021-09-23 22:59:40 -07:00
|
|
|
|
|
|
|
|
assert(devinfo.ver < 7 || devinfo.max_constant_urb_size_kb > 0);
|
2019-04-11 12:12:38 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|