Lionel Landwerlin 9ac192d79d intel/fs: bound subgroup invocation read to dispatch size ... This is to avoid out of bound register accesses (potentially leading to hangs) when the dispatch size is smaller than when is reported in the NIR subgroup_size. v2: Implement bounding with a mask (since workgroup sizes are powers of 2) (Faith) Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Fixes: 530de844ef ("intel,anv,iris,crocus: Drop subgroup size from the shader key") Reviewed-by: Faith Ekstrand <faith.ekstrand@collabora.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/21282>		2023-02-14 21:29:42 +00:00
..
blorp	intel/blorp: disable REP16 for gfx12+ with R10G10B10_FLOAT_A2	2023-02-09 06:34:43 +00:00
ci	anv: expose EXT_load_store_op_none	2023-02-01 12:53:29 +00:00
common	anv: add video engine support in various places	2023-02-08 02:56:28 +00:00
compiler	intel/fs: bound subgroup invocation read to dispatch size	2023-02-14 21:29:42 +00:00
dev	intel/dev: add a default urb value for intel_stub_gpu on dg2	2023-02-13 09:38:06 +00:00
ds	intel/ds: track end of pipe bits	2023-02-06 09:12:18 +00:00
genxml	intel/genxml: add missing power well control bits	2023-02-08 02:56:28 +00:00
isl	isl: fix some documentation	2023-02-14 16:55:21 +00:00
nullhw-layer	utils: Merge util/debug.* into util/u_debug.* and remove util/debug.*	2022-11-02 07:25:39 +00:00
perf	intel: add MTL performance metrics	2022-12-09 09:13:02 +00:00
tools	anv,hasvk: migrate align32 to the right functions from util	2023-01-06 17:22:16 +00:00
vulkan	anv/blorp: use existing function to convert the op to a string	2023-02-14 16:55:21 +00:00
vulkan_hasvk	anv/hasvk: handle a SAMPLED_READ/STORAGE_READ access flags	2023-02-13 20:11:40 +00:00
meson.build	intel: Disable SSE2 instruction set if building for non x86 architectures	2022-11-23 16:57:23 +00:00