mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-16 18:28:05 +02:00
72e9843991
This structure will contain the opcode mapping tables in the next commit. For now, this is the mechanical change to plumb it into all the necessary places, and it continues simply holding devinfo. Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/17309>
109 lines
3.4 KiB
C
109 lines
3.4 KiB
C
/*
|
|
* Copyright © 2014 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
* IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <stdlib.h>
|
|
|
|
#include "compiler/brw_inst.h"
|
|
#include "compiler/brw_eu.h"
|
|
#include "compiler/brw_isa_info.h"
|
|
|
|
#include "intel_disasm.h"
|
|
|
|
static bool
|
|
is_send(uint32_t opcode)
|
|
{
|
|
return (opcode == BRW_OPCODE_SEND ||
|
|
opcode == BRW_OPCODE_SENDC ||
|
|
opcode == BRW_OPCODE_SENDS ||
|
|
opcode == BRW_OPCODE_SENDSC );
|
|
}
|
|
|
|
static int
|
|
intel_disasm_find_end(const struct brw_isa_info *isa,
|
|
const void *assembly, int start)
|
|
{
|
|
const struct intel_device_info *devinfo = isa->devinfo;
|
|
int offset = start;
|
|
|
|
/* This loop exits when send-with-EOT or when opcode is 0 */
|
|
while (true) {
|
|
const brw_inst *insn = assembly + offset;
|
|
|
|
if (brw_inst_cmpt_control(devinfo, insn)) {
|
|
offset += 8;
|
|
} else {
|
|
offset += 16;
|
|
}
|
|
|
|
/* Simplistic, but efficient way to terminate disasm */
|
|
uint32_t opcode = brw_inst_opcode(isa, insn);
|
|
if (opcode == 0 || (is_send(opcode) && brw_inst_eot(devinfo, insn))) {
|
|
break;
|
|
}
|
|
}
|
|
|
|
return offset;
|
|
}
|
|
|
|
void
|
|
intel_disassemble(const struct brw_isa_info *isa,
|
|
const void *assembly, int start, FILE *out)
|
|
{
|
|
int end = intel_disasm_find_end(isa, assembly, start);
|
|
|
|
/* Make a dummy disasm structure that brw_validate_instructions
|
|
* can work from.
|
|
*/
|
|
struct disasm_info *disasm_info = disasm_initialize(isa, NULL);
|
|
disasm_new_inst_group(disasm_info, start);
|
|
disasm_new_inst_group(disasm_info, end);
|
|
|
|
brw_validate_instructions(isa, assembly, start, end, disasm_info);
|
|
|
|
void *mem_ctx = ralloc_context(NULL);
|
|
const struct brw_label *root_label =
|
|
brw_label_assembly(isa, assembly, start, end, mem_ctx);
|
|
|
|
foreach_list_typed(struct inst_group, group, link,
|
|
&disasm_info->group_list) {
|
|
struct exec_node *next_node = exec_node_get_next(&group->link);
|
|
if (exec_node_is_tail_sentinel(next_node))
|
|
break;
|
|
|
|
struct inst_group *next =
|
|
exec_node_data(struct inst_group, next_node, link);
|
|
|
|
int start_offset = group->offset;
|
|
int end_offset = next->offset;
|
|
|
|
brw_disassemble(isa, assembly, start_offset, end_offset,
|
|
root_label, out);
|
|
|
|
if (group->error) {
|
|
fputs(group->error, out);
|
|
}
|
|
}
|
|
|
|
ralloc_free(mem_ctx);
|
|
ralloc_free(disasm_info);
|
|
}
|