Kenneth Graunke 1013158227 intel: Disable 16x MSAA support on Xe3 ... 16x MSAA isn't supported at all on certain Xe3 variants, and on its way out on the rest. Most vendors choose not to support it, and many apps offer more modern multisampling and upscaling techniques these days. Only 2/4/8x are supported going forward. Cc: mesa-stable Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36592> (cherry picked from commit dc2c3cf06b)		2025-08-13 12:59:03 +02:00
..
blorp	intel: Fix the MOCS values in XY_BLOCK_COPY_BLT for Xe2+	2025-04-23 12:21:56 +02:00
ci	frontend/dri: don't call set_damage_region with a null resource	2025-07-30 11:31:15 +02:00
common	intel: Use devinfo->urb.min_entries[GS and TCS] for setting URB configs	2025-03-10 17:23:07 -07:00
compiler	intel/compiler: use the WA framework when emitting WA 14014595444	2025-08-13 12:59:03 +02:00
decoder	intel/brw: support for dumping shader line numbers	2025-04-08 19:39:53 +00:00
dev	intel/dev: Add WCL PCI IDs	2025-07-30 11:31:11 +02:00
ds	perfetto/android: align datasource names with tooling expectations	2025-04-08 18:29:10 +00:00
executor	intel/executor: Fix bfloat example for converting F to packed BF	2025-04-30 14:15:56 +02:00
genxml	genxml: fix 3DSTATE_TE definition on Gfx12.[05]	2025-07-16 16:23:12 +02:00
isl	intel: Disable 16x MSAA support on Xe3	2025-08-13 12:59:03 +02:00
nullhw-layer	build: pass licensing information in SPDX form	2024-06-29 12:42:49 -07:00
perf	intel/perf: Update intel_perf to match xe_drm.h	2025-04-11 18:35:49 +00:00
shaders	intel: use common CL args	2025-03-06 00:43:59 +00:00
tools	intel/shim: Report support for PXP status.	2025-07-02 16:19:29 +02:00
vulkan	intel: Disable 16x MSAA support on Xe3	2025-08-13 12:59:03 +02:00
vulkan_hasvk	hasvk: avoid leaking private binding for aliased wsi image	2025-07-16 16:23:11 +02:00
meson.build	intel: Add meson option -Dintel-elk	2025-01-30 00:45:59 +00:00