| .. |
|
.editorconfig
|
amd: add .editorconfig
|
2017-08-29 01:08:58 +03:00 |
|
.gitignore
|
ac/debug: move .gitignore for sid_tables.h too
|
2017-01-13 00:37:52 +01:00 |
|
ac_binary.c
|
radeonsi: move/remove ac_shader_binary helpers
|
2017-11-29 18:21:30 +01:00 |
|
ac_binary.h
|
radeonsi: move/remove ac_shader_binary helpers
|
2017-11-29 18:21:30 +01:00 |
|
ac_debug.c
|
radeonsi: remove 'Authors:' comments
|
2017-11-02 18:19:03 +01:00 |
|
ac_debug.h
|
radeonsi: remove 'Authors:' comments
|
2017-11-02 18:19:03 +01:00 |
|
ac_exp_param.h
|
radeonsi/ac: move vertex export remove to common code.
|
2017-04-27 05:17:47 +01:00 |
|
ac_gpu_info.c
|
amd/common:add uvd hevc enc support check in hw query
|
2018-02-21 13:53:38 -05:00 |
|
ac_gpu_info.h
|
amd/common:add uvd hevc enc support check in hw query
|
2018-02-21 13:53:38 -05:00 |
|
ac_llvm_build.c
|
ac: update enabled channels mask when optimizing PARAM exports
|
2018-03-06 10:37:52 +01:00 |
|
ac_llvm_build.h
|
ac: add ac_build_fsign()
|
2018-03-05 11:04:36 +01:00 |
|
ac_llvm_helper.cpp
|
amd: remove support for LLVM 3.9
|
2018-02-02 23:47:40 +01:00 |
|
ac_llvm_util.c
|
radeonsi: fix passing address32_hi to LLVM for high values
|
2018-03-07 13:55:49 -05:00 |
|
ac_llvm_util.h
|
radeonsi: fix passing address32_hi to LLVM for high values
|
2018-03-07 13:55:49 -05:00 |
|
ac_nir_to_llvm.c
|
ac/nir: don't put lod into args if it's zero.
|
2018-03-07 03:34:59 +00:00 |
|
ac_nir_to_llvm.h
|
ac/nir: count the scratch private memory size
|
2018-03-06 10:38:40 +01:00 |
|
ac_shader_abi.h
|
ac/radeonsi: add load_base_vertex() to the abi
|
2018-02-28 09:23:49 +11:00 |
|
ac_shader_info.c
|
ac/shader: scan output usage mask for VS and TES
|
2018-03-06 10:37:47 +01:00 |
|
ac_shader_info.h
|
ac/shader: scan output usage mask for VS and TES
|
2018-03-06 10:37:47 +01:00 |
|
ac_shader_util.c
|
amd/common: add ac_export_mrt_z() helper
|
2017-12-22 10:38:49 +01:00 |
|
ac_shader_util.h
|
amd/common: add ac_export_mrt_z() helper
|
2017-12-22 10:38:49 +01:00 |
|
ac_surface.c
|
ac/surface: always compute DCC info when DCC is possible on GFX9
|
2017-11-30 18:46:11 +01:00 |
|
ac_surface.h
|
ac: pack legacy_surf_level better
|
2017-11-27 14:46:16 +01:00 |
|
amd_family.h
|
radeonsi/gfx9: add support for Raven
|
2017-05-15 13:00:26 +02:00 |
|
amd_kernel_code_t.h
|
tree-wide: remove trailing backslash
|
2017-06-07 01:18:09 +01:00 |
|
gfx9d.h
|
radeonsi/gfx9: fix TC-compatible stencil compression
|
2017-06-19 20:15:36 +02:00 |
|
meson.build
|
meson: Use dependencies for nir
|
2018-01-11 15:40:02 -08:00 |
|
sid.h
|
amd/common/radv/radeonsi: use register defines for dcc block sizes.
|
2017-12-27 11:10:35 +10:00 |
|
sid_tables.py
|
ac/debug: take ASIC generation into account when printing registers
|
2017-09-06 09:59:19 +02:00 |
