mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-01-21 10:50:23 +01:00
09b7e1d8e4
That flow control may be trying to avoid invalid loads. On at least some platforms, those loads can also be expensive. No shader-db changes on any Intel platform (even with the later patch "intel/compiler: More peephole select"). v2: Add a 'indirect_load_ok' flag to nir_opt_peephole_select. Suggested by Rob. See also the big comment in src/intel/compiler/brw_nir.c. v3: Use nir_deref_instr_has_indirect instead of deref_has_indirect (from nir_lower_io_arrays_to_elements.c). v4: Fix inverted condition in brw_nir.c. Noticed by Lionel. Signed-off-by: Ian Romanick <ian.d.romanick@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> |
||
|---|---|---|
| .. | ||
| cle | ||
| clif | ||
| common | ||
| compiler | ||
| qpu | ||
| .editorconfig | ||
| .gitignore | ||
| Android.cle.mk | ||
| Android.genxml.mk | ||
| Android.mk | ||
| Makefile.am | ||
| Makefile.cle.am | ||
| Makefile.genxml.am | ||
| Makefile.sources | ||
| Makefile.v3d.am | ||
| meson.build | ||