Commit graph

224568 commits

Author SHA1 Message Date
Juan A. Suarez Romero
4781d59cfd broadcom/ci: upgrade kernel in DuTs
Upgrade kernel to 6.18.34+rpt-rpi except for vc4/baremetal jobs
(pre-merge), as it doesn't load vc4 driver correctly.

Signed-off-by: Juan A. Suarez Romero <jasuarez@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42317>
2026-06-18 18:26:51 +00:00
Christian Gmeiner
2b5dd5dca1 panvk: Advertise VK_EXT_rasterization_order_attachment_access
Some checks are pending
macOS-CI / macOS-CI (dri) (push) Waiting to run
macOS-CI / macOS-CI (xlib) (push) Waiting to run
Enable VK_EXT_rasterization_order_attachment_access and
VK_ARM_rasterization_order_attachment_access for PAN_ARCH >= 10.

All three feature flags are enabled: color, depth, and stencil
rasterization order attachment access.

Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com>
Reviewed-by: Lars-Ivar Hesselberg Simonsen <lars-ivar.simonsen@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/40675>
2026-06-18 16:16:50 +00:00
Christian Gmeiner
04517782e2 panvk: Disable FPK and force late ZS for rasterization order access
When rasterization order attachment access flags are set, disable Forward
Pixel Kill for color and force ZS tile buffer reads for depth/stencil.
This ensures fragment shader reads see results from all previously
submitted fragments in rasterization order.

Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com>
Reviewed-by: Lars-Ivar Hesselberg Simonsen <lars-ivar.simonsen@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/40675>
2026-06-18 16:16:50 +00:00
Christian Gmeiner
7c6b32a023 vulkan/runtime: Add rasterization_order_access to dynamic graphics state
Copy rasterization_order_access from vk_graphics_pipeline_state to
vk_dynamic_graphics_state during vk_dynamic_graphics_state_fill().
This makes the flags accessible at draw time for drivers.

Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com>
Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/40675>
2026-06-18 16:16:50 +00:00
Christian Gmeiner
cbf4089e04 vulkan/runtime: Track rasterization_order_access in pipeline state
Extract VK_EXT_rasterization_order_attachment_access pipeline create flags
from VkPipelineColorBlendStateCreateInfo::flags and
VkPipelineDepthStencilStateCreateInfo::flags into a new
rasterization_order_access field on vk_graphics_pipeline_state.

Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com>
Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/40675>
2026-06-18 16:16:50 +00:00
Samuel Pitoiset
6380717956 radv: clear gang cache flushes when the command buffer is reset
Some checks are pending
macOS-CI / macOS-CI (dri) (push) Waiting to run
macOS-CI / macOS-CI (xlib) (push) Waiting to run
To avoid emitting useless cache flushes in case the command buffer is
reset with pending cache flushes.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42293>
2026-06-18 12:10:12 +00:00
Samuel Pitoiset
55b0d86af8 radv: fix a synchronization bug with DGC preprocess and taskmesh
If explicit DGC preprocess is used and emitted in a separate command
buffer, ACE must wait for the DGC prepare shader to be finished before
using it, otherwise it might just read invalid packets from the IB.

Because it's not possible to know if explicit DGC preprocess was
recorded in a separate cmdbuf, the only way to fix it is to make sure
that any compute dispatches are synchronized if task shaders are used.

This fixes random "Illegal opcode in command stream" issues
reported by AMDGPU with test_amplification_shader_execute_indirect_state
from vkd3d-proton.

Cc: mesa-stable
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42293>
2026-06-18 12:10:12 +00:00
Samuel Pitoiset
10911b5450 radv: fix a synchronization issue with taskmesh and pending cache flushes
The BOP event should be after pending cache flushes are emitted in the
GFX CS, otherwise the ACE CS might start too early and that could
cause some random synchronization issues.

Cc: mesa-stable
Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42293>
2026-06-18 12:10:12 +00:00
Eric Engestrom
3714a2a8df docs: fix release notes for 26.1.3
Due to the bug fixed in !42310, some fixed bugs were not tracked.

Fixes: f2c772d463 ("docs: add release notes for 26.1.3")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42310>
2026-06-18 12:05:10 +00:00
Eric Engestrom
e9c6c04fcb docs: fix release notes for 26.1.2
Due to the bug fixed in !42310, some fixed bugs were not tracked.

Fixes: 0bad4fea86 ("docs: add release notes for 26.1.2")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42310>
2026-06-18 12:05:10 +00:00
Eric Engestrom
11c1c338e8 docs: fix release notes for 26.1.1
Due to the bug fixed in !42310, some fixed bugs were not tracked.

Fixes: 9b6d23e32b ("docs: add release notes for 26.1.1")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42310>
2026-06-18 12:05:10 +00:00
Eric Engestrom
97a4815468 docs: fix release notes for 26.1.0
Due to the bug fixed in !42310, some fixed bugs were not tracked.

Fixes: 10f2c308c1 ("docs: add release notes for 26.1.0")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42310>
2026-06-18 12:05:10 +00:00
Eric Engestrom
058e6c637b gen_release_notes: add support for "work_items" links
Caught-by: Georg Lehmann <dadschoorse@gmail.com>
Backport-to: *
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42310>
2026-06-18 12:05:10 +00:00
Eric Engestrom
30b3a19d61 gen_release_notes_test: don't evaluate backslash
Backport-to: *
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42310>
2026-06-18 12:05:10 +00:00
Pierre-Eric Pelloux-Prayer
c24285f993 radeonsi: delay si_disk_create_cache call
It depends on sscreen->use_aco value.

Fixes: d1c57f742e ("radeonsi/gfx: add si_gfx_screen.c")
Reviewed-by: Marek Olšák <maraeo@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42255>
2026-06-18 11:39:31 +00:00
Marc Alcala Prieto
8ba703c437 pan/ci: Remove GLES shader image load/store atomic flake
Reviewed-by: Christian Gmeiner <cgmeiner@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42266>
2026-06-18 11:06:05 +00:00
Marc Alcala Prieto
525cbb44ea pan/va: Unit test BI_ATOM_OPC_AUMIN
Test that we correctly insert control NOPs for atomic instructions using
BI_ATOM_OPC_AUMIN.

Reviewed-by: Christian Gmeiner <cgmeiner@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42266>
2026-06-18 11:06:05 +00:00
Marc Alcala Prieto
4152da6d78 pan/va: Fix serialization of atomic operations using BI_ATOM_OPC_AUMIN
The UBO special case checked I->seg before checking the instruction
message, but atomics store I->atom_opc in the same union field. Since
BI_ATOM_OPC_AUMIN aliases BI_SEG_UBO, AUMIN atomics were skipped from
memory dependency tracking.

Only apply the UBO special case to load/store instructions so atomics are
serialized correctly.

Fixes test:
KHR-GLES31.core.shader_image_load_store.basic-allTargets-atomicCS.

Fixes: 41b39d6d5d ("pan/va: Do scoreboard analysis")
Reviewed-by: Christian Gmeiner <cgmeiner@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42266>
2026-06-18 11:06:05 +00:00
JaeHoon Lee
bcc8b44a8c v3d: create the compute job after the zero-sized dispatch check
Some checks are pending
macOS-CI / macOS-CI (dri) (push) Waiting to run
macOS-CI / macOS-CI (xlib) (push) Waiting to run
v3d_launch_grid() created the job before reading the indirect
dispatch parameters, so the zero-workgroup early-out returned without
freeing it.  Create the job only once the dispatch is known to proceed,
right before its first use, so the skip path has nothing to free.

Signed-off-by: JaeHoon Lee <dlwognsdc610@gmail.com>
Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42169>
2026-06-18 10:07:41 +00:00
JaeHoon Lee
5c1f9468e4 v3d: free the cache buffer when loading a corrupt disk cache entry
v3d_disk_cache_retrieve() returns without freeing the buffer
returned by disk_cache_get() when the blob reader overruns.

Signed-off-by: JaeHoon Lee <dlwognsdc610@gmail.com>
Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42169>
2026-06-18 10:07:41 +00:00
JaeHoon Lee
c268ed8a6e v3d: drop the tiled temporary when bailing on unsupported blits
v3d_render_blit() copies untiled sources into a tiled temporary
before checking if the blitter supports the operation. The
unsupported path returned without releasing the temporary like the
regular path does at the end of the blit.

Signed-off-by: JaeHoon Lee <dlwognsdc610@gmail.com>
Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42169>
2026-06-18 10:07:41 +00:00
JaeHoon Lee
7e8e95f79b v3d: release the texture reference if shadow resource creation fails
v3d_create_sampler_view() takes a reference on the texture before
setting up the view, but the shadow resource error path frees the
view without releasing it. Release the reference before bailing so
the texture reference count stays balanced.

Signed-off-by: JaeHoon Lee <dlwognsdc610@gmail.com>
Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42169>
2026-06-18 10:07:41 +00:00
Icenowy Zheng
8d17c7e282 vulkan: update spec to 1.4.354
Signed-off-by: Icenowy Zheng <zhengxingda@iscas.ac.cn>
Acked-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42247>
2026-06-18 09:33:56 +00:00
Christian Gmeiner
0dc240e4b0 panvk: Derive viewport limits from the framebuffer dimension
Like done by radv and v3dv.

Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com>
Reviewed-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42047>
2026-06-18 09:10:12 +00:00
Christian Gmeiner
e6ff12086e panvk: Move maxFramebuffer limits to defines
The exposed limits depend on the PAN_ARCH.

Signed-off-by: Christian Gmeiner <cgmeiner@igalia.com>
Reviewed-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42047>
2026-06-18 09:10:11 +00:00
Jakob Sinclair
81daea6670 panvk/csf: Use RUN_FULLSCREEN for cmd_draw_volume
This can reuse most of the implementation done for cmd_draw_rects, just
that the layer count needs to be passed correctly to RUN_FULLSCREEN.

Tested-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Reviewed-by: Aksel Hjerpbakk <aksel.hjerpbakk@arm.com>
Reviewed-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/41732>
2026-06-18 08:34:59 +00:00
Jakob Sinclair
45e55ebc42 panvk/csf: Use RUN_FULLSCREEN for cmd_draw_rects
This implements a new function that will be used for the vk_meta paths
that call cmd_draw_rects.

Tested-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Reviewed-by: Aksel Hjerpbakk <aksel.hjerpbakk@arm.com>
Reviewed-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/41732>
2026-06-18 08:34:59 +00:00
Jakob Sinclair
305dd36efe panvk/draw: Separate build from prepare functions
These changes aim to make it easier to reuse this code for implementing
a cmd_draw_rects PanVK specific function that will use RUN_FULLSCREEN.
For this we need to setup the dcd a bit differently and having separate
build functions helps a lot since we mostly want to skip checking the
dirty state and moving values into registers that are done in the
prepare_draw functions.

Tested-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Reviewed-by: Aksel Hjerpbakk <aksel.hjerpbakk@arm.com>
Reviewed-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/41732>
2026-06-18 08:34:59 +00:00
Jakob Sinclair
6554fdb099 pan: Add missing v14 primitive flag
For V14, the view mask is moved to Primitive Flags 2. Instead we have a
layer index flag in Primitive Flags but this was missed during the
initial support for V14.

Fixes: 4258888f4d ("pan/genxml: Add v14 definition")

Tested-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Reviewed-by: Aksel Hjerpbakk <aksel.hjerpbakk@arm.com>
Reviewed-by: Marc Alcala Prieto <marc.alcalaprieto@arm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/41732>
2026-06-18 08:34:58 +00:00
Eric Engestrom
93cb1a39f5 docs: add sha sum for 26.1.3
Some checks are pending
macOS-CI / macOS-CI (dri) (push) Waiting to run
macOS-CI / macOS-CI (xlib) (push) Waiting to run
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42304>
2026-06-18 08:30:43 +00:00
Eric Engestrom
7b429cbb84 docs: add release notes for 26.1.3
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42304>
2026-06-18 08:30:43 +00:00
Eric Engestrom
c62f4f3878 docs: update calendar for 26.1.3
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42304>
2026-06-18 08:30:42 +00:00
Georg Lehmann
ae80aff95a aco/assembler: do not abort when exec is written after position exports
This can happen when the scheduler moves a reduce operation after the last
position export in legacy VS.

It also doesn't make sense to break here. In ancient aco history null exports
were added in the assembler just before the last exec write, but we no longer
do that.

Cc: mesa-stable
Reviewed-by: Rhys Perry <pendingchaos02@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42290>
2026-06-18 07:59:31 +00:00
Jordan Justen
67a88ee9c8 intel/gen/xe: Merge Xe2 compact 3src subreg HI2/LO3 into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:07 +00:00
Jordan Justen
ad96b12fcc intel/gen/xe: Merge Xe2 DATATYPE_INDEX HI2/LO3 into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:07 +00:00
Jordan Justen
f6996ff008 intel/gen: Merge SRC_A16_SWIZZLE HI/LO ranges
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:07 +00:00
Jordan Justen
50f831dbf6 intel/gen/xe: Merge uncompat 3src subreg bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:07 +00:00
Jordan Justen
883af419f9 intel/gen: Merge uncompat 3src source bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:07 +00:00
Jordan Justen
6a9dc4f9b4 intel/gen: Merge uncompat 3src control bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:06 +00:00
Jordan Justen
c75aa2e7b9 intel/gen: Merge uncompat src1 bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:06 +00:00
Jordan Justen
225937d349 intel/gen: Merge uncompat src0 bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:06 +00:00
Jordan Justen
9d3d163dfa intel/gen: Merge uncompat subreg bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:06 +00:00
Jordan Justen
12e3659ecf intel/gen: Merge uncompat datatype bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:05 +00:00
Jordan Justen
d7b0680460 intel/gen: Merge uncompat control bits into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:05 +00:00
Jordan Justen
cf505b76bb intel/gen/xe: Merge BFN_FUNC_CONTROL HI/LO into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:05 +00:00
Jordan Justen
f13a850a59 intel/gen/xe: Merge THREE_SRC1_VSTRIDE HI/LO into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:05 +00:00
Jordan Justen
ba2e06f95b intel/gen: Merge THREE_SRC0_VSTRIDE HI/LO into a gen_split_range
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:04 +00:00
Jordan Justen
e0701ee8ce intel/gen: Support accessing fields & sub-fields with disconnected bits
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:04 +00:00
Jordan Justen
7cd5d6c68b intel/gen: Support declaring ISA fields with disconnected bits
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:04 +00:00
Jordan Justen
0b16f44f85 intel/gen: Account for compact nop pad instruction in gen_scan_raw_layout()
In some cases INTEL_DEBUG=hex was not working. It was getting a
failure from gen_scan_raw_layout() if the program had been padded by a
compact nop instruction.

We add this pad instruction to make the program end on an uncompacted
instruction boundary. (Perhaps this padding is not necessary.)

Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Acked-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/42144>
2026-06-18 06:39:04 +00:00