Chia-I Wu
|
dd62e7bc02
|
ilo: fix tiling/size for special-purpose resources
We do not allocate such resources yet though.
|
2013-05-01 12:00:32 +08:00 |
|
Chia-I Wu
|
7726e9500c
|
ilo: use UMS layout for render targets
As we do not advertise MSAA support, this change should not make any
difference yet.
|
2013-05-01 11:56:43 +08:00 |
|
Chia-I Wu
|
334abed828
|
ilo: support and prefer compact array spacing
There is no reason to waste the memory when the HW can support compact array
spacing (ARYSPC_LOD0).
|
2013-05-01 11:31:15 +08:00 |
|
Chia-I Wu
|
bb1f635dcc
|
ilo: add ilo_dev_info shared by the screen and contexts
The struct is used to describe the device information, such as PCI ID, GEN,
GT, and etc.
|
2013-05-01 11:20:41 +08:00 |
|
Chia-I Wu
|
d3602dfac6
|
ilo: add GEN6 GPE
GEN6 GPE (Graphics Processing Engine) is a low-level interface to emit 3D
commands and states.
|
2013-04-26 16:16:43 +08:00 |
|
Chia-I Wu
|
8f949bc1da
|
ilo: hook up pipe context transfer functions
|
2013-04-26 16:16:42 +08:00 |
|
Chia-I Wu
|
3a4a570c34
|
ilo: hook up pipe screen resource functions
|
2013-04-26 16:16:42 +08:00 |
|
Chia-I Wu
|
63b5720105
|
ilo: new pipe driver for Intel GEN6+
This commit adds some boilerplate code. The header files found under include/
are copied from i965.
|
2013-04-26 16:16:41 +08:00 |
|