fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 11:38:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

radv/sdma: simplify configuring the number of uncompressed DCC blocks

Browse source 
SDMA doesn't support MSAA, so the value can be
V_028C78_MAX_BLOCK_SIZE_256B.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34517>
This commit is contained in:
Samuel Pitoiset 2025-04-15 08:58:39 +02:00 • committed by Marge Bot
parent 13db408e59
commit f44342199a
3 changed files with 2 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/amd/vulkan/radv_device.c
View file

@ -1464,7 +1464,7 @@ radv_surface_max_layer_count(struct radv_image_view *iview)
: (iview->vk.base_array_layer + iview->vk.layer_count);
}
unsigned
static unsigned
radv_get_dcc_max_uncompressed_block_size(const struct radv_device *device, const struct radv_image *image)
{
const struct radv_physical_device *pdev = radv_device_physical(device);

2
src/amd/vulkan/radv_device.h
View file

@ -358,8 +358,6 @@ unsigned radv_get_default_max_sample_dist(int log_samples);
void radv_emit_default_sample_locations(const struct radv_physical_device *pdev, struct radeon_cmdbuf *cs,
int nr_samples);
unsigned radv_get_dcc_max_uncompressed_block_size(const struct radv_device *device, const struct radv_image *image);
struct radv_color_buffer_info {
struct ac_cb_surface ac;
};

3
src/amd/vulkan/radv_sdma.c
View file

@ -208,11 +208,10 @@ radv_sdma_get_metadata_config(const struct radv_device *const device, const stru
const uint32_t number_type = radv_translate_buffer_numformat(desc, vk_format_get_first_non_void_channel(format));
const uint32_t surface_type = radv_sdma_surface_type_from_aspect_mask(subresource.aspectMask);
const uint32_t max_comp_block_size = surf->u.gfx9.color.dcc.max_compressed_block_size;
const uint32_t max_uncomp_block_size = radv_get_dcc_max_uncompressed_block_size(device, image);
const uint32_t pipe_aligned = radv_htile_enabled(image, subresource.mipLevel) || surf->u.gfx9.color.dcc.pipe_aligned;
return data_format | alpha_is_on_msb << 8 | number_type << 9 | surface_type << 12 | max_comp_block_size << 24 |
max_uncomp_block_size << 26 | pipe_aligned << 31;
V_028C78_MAX_BLOCK_SIZE_256B << 26 | pipe_aligned << 31;
}
static uint32_t