freedreno/registers: Convert events to hex

To match internal docs.

Signed-off-by: Rob Clark <rob.clark@oss.qualcomm.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/38450>
This commit is contained in:
Rob Clark 2025-10-15 09:21:05 -07:00 committed by Marge Bot
parent 74e77ce6a4
commit eeaf438911

View file

@ -6,103 +6,103 @@ xsi:schemaLocation="https://gitlab.freedesktop.org/freedreno/ rules-fd.xsd">
<import file="adreno/adreno_common.xml"/>
<enum name="vgt_event_type" varset="chip">
<value name="VS_DEALLOC" value="0"/>
<value name="PS_DEALLOC" value="1" variants="A2XX-A6XX"/>
<value name="VS_DONE_TS" value="2"/>
<value name="PS_DONE_TS" value="3"/>
<value name="VS_DEALLOC" value="0x00"/>
<value name="PS_DEALLOC" value="0x01" variants="A2XX-A6XX"/>
<value name="VS_DONE_TS" value="0x02"/>
<value name="PS_DONE_TS" value="0x03"/>
<doc>
Flushes dirty data from UCHE, and also writes a GPU timestamp to
the address if one is provided.
</doc>
<value name="CACHE_FLUSH_TS" value="4"/>
<value name="CONTEXT_DONE" value="5"/>
<value name="CACHE_FLUSH" value="6" variants="A2XX-A4XX"/>
<value name="VIZQUERY_START" value="7" variants="A2XX"/>
<value name="HLSQ_FLUSH" value="7" variants="A3XX-A4XX"/>
<value name="VIZQUERY_END" value="8" variants="A2XX"/>
<value name="SC_WAIT_WC" value="9" variants="A2XX"/>
<value name="WRITE_PRIMITIVE_COUNTS" value="9" variants="A6XX-"/>
<value name="START_PRIMITIVE_CTRS" value="11" variants="A6XX-"/>
<value name="STOP_PRIMITIVE_CTRS" value="12" variants="A6XX-"/>
<value name="CACHE_FLUSH_TS" value="0x04"/>
<value name="CONTEXT_DONE" value="0x05"/>
<value name="CACHE_FLUSH" value="0x06" variants="A2XX-A4XX"/>
<value name="VIZQUERY_START" value="0x07" variants="A2XX"/>
<value name="HLSQ_FLUSH" value="0x07" variants="A3XX-A4XX"/>
<value name="VIZQUERY_END" value="0x08" variants="A2XX"/>
<value name="SC_WAIT_WC" value="0x09" variants="A2XX"/>
<value name="WRITE_PRIMITIVE_COUNTS" value="0x09" variants="A6XX-"/>
<value name="START_PRIMITIVE_CTRS" value="0x0b" variants="A6XX-"/>
<value name="STOP_PRIMITIVE_CTRS" value="0x0c" variants="A6XX-"/>
<!-- Not sure that these 4 events don't have the same meaning as on A5XX+ -->
<value name="RST_PIX_CNT" value="13" variants="A2XX-A4XX"/>
<value name="RST_VTX_CNT" value="14" variants="A2XX-A4XX"/>
<value name="TILE_FLUSH" value="15" variants="A2XX-A4XX"/>
<value name="STAT_EVENT" value="16" variants="A2XX-A4XX"/>
<value name="CACHE_FLUSH_AND_INV_TS_EVENT" value="20" variants="A2XX-A4XX"/>
<value name="RST_PIX_CNT" value="0x0d" variants="A2XX-A4XX"/>
<value name="RST_VTX_CNT" value="0x0e" variants="A2XX-A4XX"/>
<value name="TILE_FLUSH" value="0x0f" variants="A2XX-A4XX"/>
<value name="STAT_EVENT" value="0x10" variants="A2XX-A4XX"/>
<value name="CACHE_FLUSH_AND_INV_TS_EVENT" value="0x14" variants="A2XX-A4XX"/>
<doc>
If A6XX_RB_SAMPLE_COUNTER_CNTL.copy is true, writes OQ Z passed
sample counts to RB_SAMPLE_COUNTER_BASE. This writes to main
memory, skipping UCHE.
</doc>
<value name="ZPASS_DONE" value="21"/>
<value name="CACHE_FLUSH_AND_INV_EVENT" value="22" variants="A2XX"/>
<value name="ZPASS_DONE" value="0x15"/>
<value name="CACHE_FLUSH_AND_INV_EVENT" value="0x16" variants="A2XX"/>
<doc>
Writes the GPU timestamp to the address that follows, once RB
access and flushes are complete.
</doc>
<value name="RB_DONE_TS" value="22" variants="A3XX-"/>
<value name="RB_DONE_TS" value="0x16" variants="A3XX-"/>
<value name="PERFCOUNTER_START" value="23" variants="A2XX-A4XX"/>
<value name="PERFCOUNTER_STOP" value="24" variants="A2XX-A4XX"/>
<value name="VS_FETCH_DONE" value="27"/>
<value name="FACENESS_FLUSH" value="28" variants="A2XX-A4XX"/>
<value name="PERFCOUNTER_START" value="0x17" variants="A2XX-A4XX"/>
<value name="PERFCOUNTER_STOP" value="0x18" variants="A2XX-A4XX"/>
<value name="VS_FETCH_DONE" value="0x1b"/>
<value name="FACENESS_FLUSH" value="0x1c" variants="A2XX-A4XX"/>
<!-- a5xx events -->
<value name="WT_DONE_TS" value="8" variants="A5XX-"/>
<value name="START_FRAGMENT_CTRS" value="13" variants="A5XX-"/>
<value name="STOP_FRAGMENT_CTRS" value="14" variants="A5XX-"/>
<value name="START_COMPUTE_CTRS" value="15" variants="A5XX-"/>
<value name="STOP_COMPUTE_CTRS" value="16" variants="A5XX-"/>
<value name="FLUSH_SO_0" value="17" variants="A5XX-"/>
<value name="FLUSH_SO_1" value="18" variants="A5XX-"/>
<value name="FLUSH_SO_2" value="19" variants="A5XX-"/>
<value name="FLUSH_SO_3" value="20" variants="A5XX-"/>
<value name="WT_DONE_TS" value="0x08" variants="A5XX-"/>
<value name="START_FRAGMENT_CTRS" value="0x0d" variants="A5XX-"/>
<value name="STOP_FRAGMENT_CTRS" value="0x0e" variants="A5XX-"/>
<value name="START_COMPUTE_CTRS" value="0x0f" variants="A5XX-"/>
<value name="STOP_COMPUTE_CTRS" value="0x10" variants="A5XX-"/>
<value name="FLUSH_SO_0" value="0x11" variants="A5XX-"/>
<value name="FLUSH_SO_1" value="0x12" variants="A5XX-"/>
<value name="FLUSH_SO_2" value="0x13" variants="A5XX-"/>
<value name="FLUSH_SO_3" value="0x14" variants="A5XX-"/>
<doc>
Invalidates depth attachment data from the CCU. We assume this
happens in the last stage.
</doc>
<value name="PC_CCU_INVALIDATE_DEPTH" value="24" variants="A5XX-"/>
<value name="PC_CCU_INVALIDATE_DEPTH" value="0x18" variants="A5XX-"/>
<doc>
Invalidates color attachment data from the CCU. We assume this
happens in the last stage.
</doc>
<value name="PC_CCU_INVALIDATE_COLOR" value="25" variants="A5XX-"/>
<value name="PC_CCU_INVALIDATE_COLOR" value="0x19" variants="A5XX-"/>
<doc>
Flushes the small cache used by CP_EVENT_WRITE::BLIT (which,
along with its registers, would be better named RESOLVE).
</doc>
<value name="PC_CCU_RESOLVE_TS" value="26" variants="A6XX"/>
<value name="PC_CCU_RESOLVE_TS" value="0x1a" variants="A6XX"/>
<doc>
Flushes depth attachment data from the CCU. We assume this
happens in the last stage.
</doc>
<value name="PC_CCU_FLUSH_DEPTH_TS" value="28" variants="A5XX-"/>
<value name="PC_CCU_FLUSH_DEPTH_TS" value="0x1c" variants="A5XX-"/>
<doc>
Flushes color attachment data from the CCU. We assume this
happens in the last stage.
</doc>
<value name="PC_CCU_FLUSH_COLOR_TS" value="29" variants="A5XX-"/>
<value name="PC_CCU_FLUSH_COLOR_TS" value="0x1d" variants="A5XX-"/>
<doc>
2D blit to resolve GMEM to system memory (skipping CCU) at the
end of a render pass. Compare to CP_BLIT's BLIT_OP_SCALE for
more general blitting.
</doc>
<value name="BLIT" value="30" variants="A5XX-"/>
<value name="BLIT" value="0x1e" variants="A5XX-"/>
<doc>
Flip between the primary and secondary LRZ buffers. This is used
for concurrent binning, so that BV can write to one buffer while
BR reads from the other.
</doc>
<value name="LRZ_FLIP_BUFFER" value="36" variants="A7XX-"/>
<value name="LRZ_FLIP_BUFFER" value="0x24" variants="A7XX-"/>
<doc>
Clears based on GRAS_LRZ_CNTL configuration, could clear
@ -115,44 +115,44 @@ xsi:schemaLocation="https://gitlab.freedesktop.org/freedreno/ rules-fd.xsd">
CUR_DIR_UNSET = 0x3
Clear of direction means setting the direction to CUR_DIR_UNSET.
</doc>
<value name="LRZ_CLEAR" value="37" variants="A5XX-"/>
<value name="LRZ_CLEAR" value="0x25" variants="A5XX-"/>
<value name="LRZ_FLUSH" value="38" variants="A5XX-"/>
<value name="BLIT_OP_FILL_2D" value="39" variants="A5XX-"/>
<value name="BLIT_OP_COPY_2D" value="40" variants="A5XX-A6XX"/>
<value name="LRZ_CACHE_INVALIDATE" value="40" variants="A7XX-"/>
<value name="LRZ_Q_CACHE_INVALIDATE" value="41" variants="A7XX-"/>
<value name="BLIT_OP_SCALE_2D" value="42" variants="A5XX-"/>
<value name="CONTEXT_DONE_2D" value="43" variants="A5XX-"/>
<value name="VSC_BINNING_START" value="44" variants="A5XX-"/>
<value name="VSC_BINNING_END" value="45" variants="A5XX-"/>
<value name="LRZ_FLUSH" value="0x26" variants="A5XX-"/>
<value name="BLIT_OP_FILL_2D" value="0x27" variants="A5XX-"/>
<value name="BLIT_OP_COPY_2D" value="0x28" variants="A5XX-A6XX"/>
<value name="LRZ_CACHE_INVALIDATE" value="0x28" variants="A7XX-"/>
<value name="LRZ_Q_CACHE_INVALIDATE" value="0x29" variants="A7XX-"/>
<value name="BLIT_OP_SCALE_2D" value="0x2a" variants="A5XX-"/>
<value name="CONTEXT_DONE_2D" value="0x2b" variants="A5XX-"/>
<value name="VSC_BINNING_START" value="0x2c" variants="A5XX-"/>
<value name="VSC_BINNING_END" value="0x2d" variants="A5XX-"/>
<!-- a6xx events -->
<doc>
Invalidates UCHE.
</doc>
<value name="CACHE_INVALIDATE" value="49" variants="A6XX"/>
<value name="CACHE_INVALIDATE" value="0x31" variants="A6XX"/>
<value name="LABEL" value="63" variants="A6XX-"/>
<value name="LABEL" value="0x3f" variants="A6XX-"/>
<!-- note, some of these are the same as a6xx, just named differently -->
<doc> Doesn't seem to do anything </doc>
<value name="DUMMY_EVENT" value="1" variants="A7XX-"/>
<value name="CCU_INVALIDATE_DEPTH" value="24" variants="A7XX-"/>
<value name="CCU_INVALIDATE_COLOR" value="25" variants="A7XX-"/>
<value name="CCU_RESOLVE_CLEAN" value="26" variants="A7XX-"/>
<value name="CCU_FLUSH_DEPTH" value="28" variants="A7XX-"/>
<value name="CCU_FLUSH_COLOR" value="29" variants="A7XX-"/>
<value name="CCU_RESOLVE" value="30" variants="A7XX-"/>
<value name="CCU_END_RESOLVE_GROUP" value="31" variants="A7XX-"/>
<value name="CCU_CLEAN_DEPTH" value="32" variants="A7XX-"/>
<value name="CCU_CLEAN_COLOR" value="33" variants="A7XX-"/>
<value name="CACHE_RESET" value="48" variants="A7XX-"/>
<value name="CACHE_CLEAN" value="49" variants="A7XX-"/>
<value name="DUMMY_EVENT" value="0x01" variants="A7XX-"/>
<value name="CCU_INVALIDATE_DEPTH" value="0x18" variants="A7XX-"/>
<value name="CCU_INVALIDATE_COLOR" value="0x19" variants="A7XX-"/>
<value name="CCU_RESOLVE_CLEAN" value="0x1a" variants="A7XX-"/>
<value name="CCU_FLUSH_DEPTH" value="0x1c" variants="A7XX-"/>
<value name="CCU_FLUSH_COLOR" value="0x1d" variants="A7XX-"/>
<value name="CCU_RESOLVE" value="0x1e" variants="A7XX-"/>
<value name="CCU_END_RESOLVE_GROUP" value="0x1f" variants="A7XX-"/>
<value name="CCU_CLEAN_DEPTH" value="0x20" variants="A7XX-"/>
<value name="CCU_CLEAN_COLOR" value="0x21" variants="A7XX-"/>
<value name="CACHE_RESET" value="0x30" variants="A7XX-"/>
<value name="CACHE_CLEAN" value="0x31" variants="A7XX-"/>
<!-- TODO: deal with name conflicts with other gens -->
<value name="CACHE_FLUSH7" value="50" variants="A7XX-"/>
<value name="CACHE_INVALIDATE7" value="51" variants="A7XX-"/>
<value name="CACHE_FLUSH7" value="0x32" variants="A7XX-"/>
<value name="CACHE_INVALIDATE7" value="0x33" variants="A7XX-"/>
<value name="DEPTH_BUFFER_FLIP" value="0x3d" variants="A8XX-"/>
</enum>