fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-03-17 14:40:43 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

ir3: support half regs for read_{first,cond,getlast}

Browse source 
The emitted mov had a hard coded dst type of u32. This was fine because
we needed this to work around a HW bug with shared half movs. However,
since this bug was fixed in a7xx, we need to support half movs as well.

Signed-off-by: Job Noorman <jnoorman@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/32624>
This commit is contained in:
Job Noorman 2025-06-26 11:35:54 +02:00 • committed by Marge Bot
parent a02d7b0131
commit edce6f410f
1 changed files with 4 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/freedreno/ir3/ir3_lower_subgroups.c
View file

@ -273,7 +273,8 @@ lower_instr(struct ir3 *ir, struct ir3_block **block, struct ir3_instruction *in
*/
assert(instr->dsts[0]->flags & IR3_REG_SHARED);
instr->opc = OPC_MOV;
instr->cat1.dst_type = TYPE_U32;
instr->cat1.dst_type =
(instr->dsts[0]->flags & IR3_REG_HALF) ? TYPE_U16 : TYPE_U32;
instr->cat1.src_type =
(instr->srcs[0]->flags & IR3_REG_HALF) ? TYPE_U16 : TYPE_U32;
return false;
@ -487,7 +488,8 @@ lower_instr(struct ir3 *ir, struct ir3_block **block, struct ir3_instruction *in
struct ir3_register *new_src = ir3_src_create(mov, 0, 0);
unsigned idx = instr->opc == OPC_READ_COND_MACRO ? 1 : 0;
*new_src = *instr->srcs[idx];
mov->cat1.dst_type = TYPE_U32;
mov->cat1.dst_type =
(instr->dsts[0]->flags & IR3_REG_HALF) ? TYPE_U16 : TYPE_U32;
mov->cat1.src_type =
(new_src->flags & IR3_REG_HALF) ? TYPE_U16 : TYPE_U32;
mov->flags |= IR3_INSTR_NEEDS_HELPERS;