fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-09 04:38:03 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

ir3: Make branch conditions non-SSA

Browse source 
In particular, make sure they have a physreg assigned. This was the last
place after RA where SSA registers were created, which won't work with
the new post-RA delay calculation that relies on the physreg.

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/9842>
This commit is contained in:
Connor Abbott 2021-05-17 16:38:26 +02:00 • committed by Emma Anholt
parent fc7402b4cf
commit c0823a2d31
2 changed files with 14 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/freedreno/ir3/ir3_legalize.c
View file

@ -627,12 +627,16 @@ block_sched(struct ir3 *ir)
/* create "else" branch first (since "then" block should
* frequently/always end up being a fall-thru):
*/
br = ir3_B(block, block->condition, 0);
br = ir3_instr_create(block, OPC_B, 2);
ir3_reg_create(br, INVALID_REG, IR3_REG_DEST);
ir3_reg_create(br, regid(REG_P0, 0), 0)->def = block->condition->regs[0];
br->cat0.inv1 = true;
br->cat0.target = block->successors[1];
/* "then" branch: */
br = ir3_B(block, block->condition, 0);
br = ir3_instr_create(block, OPC_B, 2);
ir3_reg_create(br, INVALID_REG, IR3_REG_DEST);
ir3_reg_create(br, regid(REG_P0, 0), 0)->def = block->condition->regs[0];
br->cat0.target = block->successors[0];
} else if (block->successors[0]) {

14
src/freedreno/ir3/ir3_print.c
View file

@ -331,16 +331,18 @@ print_instr(struct ir3_instruction *instr, int lvl)
printf(".%u", instr->cat0.idx);
}
if (brinfo[instr->cat0.brtype].nsrc >= 1) {
printf(" %sp0.%c ("SYN_SSA("ssa_%u")"),",
printf(" %sp0.%c (",
instr->cat0.inv1 ? "!" : "",
"xyzw"[instr->cat0.comp1 & 0x3],
instr->regs[1]->def->instr->serialno);
"xyzw"[instr->cat0.comp1 & 0x3]);
print_reg_name(instr, instr->regs[1]);
printf("), ");
}
if (brinfo[instr->cat0.brtype].nsrc >= 2) {
printf(" %sp0.%c ("SYN_SSA("ssa_%u")"),",
printf(" %sp0.%c (",
instr->cat0.inv2 ? "!" : "",
"xyzw"[instr->cat0.comp2 & 0x3],
instr->regs[2]->def->instr->serialno);
"xyzw"[instr->cat0.comp2 & 0x3]);
print_reg_name(instr, instr->regs[2]);
printf("), ");
}
}
printf(" target=block%u", block_id(instr->cat0.target));