fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-07 07:08:04 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

ac/info: remove has_bo_metadata

Browse source 
It's unused.

Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/40656>
This commit is contained in:
Pierre-Eric Pelloux-Prayer 2026-03-26 10:36:19 +01:00 • committed by Marge Bot
parent 44334d6de0
commit a26ba344a3
3 changed files with 0 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/amd/common/ac_gpu_info.c
View file

@ -1019,7 +1019,6 @@ ac_query_gpu_info(int fd, void *dev_p, struct radeon_info *info,
info->has_timeline_syncobj = ac_drm_device_get_sync_provider(dev)->timeline_wait != NULL;
info->has_fence_to_handle = true;
ac_drm_query_has_vm_always_valid(dev, info);
info->has_bo_metadata = true;
info->has_eqaa_surface_allocator = info->gfx_level < GFX11;
/* Disable sparse mappings on GFX6 due to VM faults in CP DMA. Enable them once
@ -1983,7 +1982,6 @@ void ac_print_gpu_info(FILE *f, const struct radeon_info *info, int fd)
fprintf(f, " has_userptr = %i\n", info->has_userptr);
fprintf(f, " has_timeline_syncobj = %u\n", info->has_timeline_syncobj);
fprintf(f, " has_vm_always_valid = %u\n", info->has_vm_always_valid);
fprintf(f, " has_bo_metadata = %u\n", info->has_bo_metadata);
fprintf(f, " has_eqaa_surface_allocator = %u\n", info->has_eqaa_surface_allocator);
fprintf(f, " has_sparse = %u\n", info->has_sparse);
fprintf(f, " has_gpuvm_fault_query = %u\n", info->has_gpuvm_fault_query);

1
src/amd/common/ac_gpu_info.h
View file

@ -375,7 +375,6 @@ struct radeon_info {
bool has_timeline_syncobj;
bool has_fence_to_handle;
bool has_vm_always_valid;
bool has_bo_metadata;
bool has_eqaa_surface_allocator;
/* Sparse bindings and basic sparse features (2D image, etc.) */
bool has_sparse;

1
src/gallium/winsys/radeon/drm/radeon_drm_winsys.c
View file

@ -626,7 +626,6 @@ static bool do_winsys_init(struct radeon_drm_winsys *ws)
ws->accel_working2 < 3);
ws->info.has_cp_dma = true;
ws->info.tcc_cache_line_size = 64; /* TC L2 line size on GCN */
ws->info.has_bo_metadata = false;
ws->info.has_eqaa_surface_allocator = false;
ws->info.has_sparse = false;
ws->info.max_alignment = 1024*1024;