fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-06-17 02:18:21 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

anv: set DisableAnyMCTRresponsefix to zero on init

Browse source 
This is to make sure early culling related Wa_16020518922 is enabled
properly.

Cc: mesa-stable
Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/14204
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/39712>
This commit is contained in:
Tapani Pälli 2026-02-05 10:10:18 +02:00 • committed by Marge Bot
parent 61b5e91bba
commit 9aaed82543
1 changed files with 11 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
src/intel/vulkan/genX_init_state.c
View file

@ -628,6 +628,17 @@ init_render_queue_state(struct anv_queue *queue, bool is_companion_rcs_batch)
}
#endif
#if GFX_VERx10 >= 300
/* Set value explicitly on init to override possible wrong setting. This bit
* default changed from Xe2 to Xe3 and is required to be zero for
* Wa_16020518922 as mentioned in bspec 55893.
*/
anv_batch_write_reg(batch, GENX(CHICKEN_RASTER_2), reg) {
reg.DisableAnyMCTRresponsefix = false;
reg.DisableAnyMCTRresponsefixMask = true;
}
#endif
/* Set the "CONSTANT_BUFFER Address Offset Disable" bit, so
* 3DSTATE_CONSTANT_XS buffer 0 is an absolute address.
*