fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 13:48:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

i965/gen6: Use isl-based miptree also for stencil rbs

Browse source 
Fixes dEQP-EGL.functional.image.render_multiple_contexts.
gles2_renderbuffer_stencil_stencil_buffer

Signed-off-by: Topi Pohjolainen <topi.pohjolainen@intel.com>
Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
This commit is contained in:
Pohjolainen, Topi 2017-06-21 22:35:46 +03:00 • committed by Jason Ekstrand
parent c06b1d3c16
commit 6a86795a3d
1 changed files with 16 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/mesa/drivers/dri/i965/intel_mipmap_tree.c
View file

@ -897,7 +897,22 @@ intel_miptree_create_for_bo(struct brw_context *brw,
{
struct intel_mipmap_tree *mt;
uint32_t tiling, swizzle;
GLenum target;
const GLenum target = depth > 1 ? GL_TEXTURE_2D_ARRAY : GL_TEXTURE_2D;
if (brw->gen == 6 && format == MESA_FORMAT_S_UINT8) {
mt = make_surface(brw, target, MESA_FORMAT_S_UINT8,
0, 0, width, height, depth, 1, ISL_TILING_W,
ISL_SURF_USAGE_STENCIL_BIT |
ISL_SURF_USAGE_TEXTURE_BIT,
BO_ALLOC_FOR_RENDER, bo);
if (!mt)
return NULL;
assert(bo->size >= mt->surf.size);
brw_bo_reference(bo);
return mt;
}
brw_bo_get_tiling(bo, &tiling, &swizzle);
@ -912,8 +927,6 @@ intel_miptree_create_for_bo(struct brw_context *brw,
*/
assert(pitch >= 0);
target = depth > 1 ? GL_TEXTURE_2D_ARRAY : GL_TEXTURE_2D;
/* The BO already has a tiling format and we shouldn't confuse the lower
* layers by making it try to find a tiling format again.
*/