mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-01-09 04:00:12 +01:00
i965/cnl: Implement depth count workaround
Signed-off-by: Ben Widawsky <benjamin.widawsky@intel.com> Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
This commit is contained in:
parent
8c43e33560
commit
640f5d3957
1 changed files with 8 additions and 0 deletions
|
|
@ -111,6 +111,14 @@ brw_write_depth_count(struct brw_context *brw, struct brw_bo *query_bo, int idx)
|
|||
if (brw->gen == 9 && brw->gt == 4)
|
||||
flags |= PIPE_CONTROL_CS_STALL;
|
||||
|
||||
if (brw->gen >= 10) {
|
||||
/* "Driver must program PIPE_CONTROL with only Depth Stall Enable bit set
|
||||
* prior to programming a PIPE_CONTROL with Write PS Depth Count Post sync
|
||||
* operation."
|
||||
*/
|
||||
brw_emit_pipe_control_flush(brw, PIPE_CONTROL_DEPTH_STALL);
|
||||
}
|
||||
|
||||
brw_emit_pipe_control_write(brw, flags,
|
||||
query_bo, idx * sizeof(uint64_t),
|
||||
0, 0);
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue