fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-08 11:18:08 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

i915: improve shader-db stats reporting

Browse source 
Report actual instruction counts (alu+tex) instead of program dwords/3,
add a separate "alu" field for the 64-instruction bottleneck metric, and
fix "temps" to use the actual temp register count instead of
util_last_bit (highest register number).

Before: "69 inst, 2 tex, 3 tex_indirect, 4 temps, 5 const"
After:  "21 instructions, 19 alu, 2 tex, 2 tex_indirect, 16 temps, 3 const"

Assisted-by: Claude
This commit is contained in:
Adam Jackson 2026-05-05 16:15:29 -04:00
parent 2f5686e212
commit 5e1ada315c
1 changed files with 4 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/gallium/drivers/i915/i915_fpc_translate.c
View file

@ -1032,9 +1032,11 @@ i915_fini_compile(struct i915_context *i915, struct i915_fp_compile *p)
if (i915) { if (i915) {
util_debug_message( util_debug_message(
&i915->debug, SHADER_INFO, &i915->debug, SHADER_INFO,
"%s shader: %d inst, %d tex, %d tex_indirect, %d temps, %d const", "%s shader: %d instructions, %d alu, %d tex, %d tex_indirect, "
"%d temps, %d const",
_mesa_shader_stage_to_abbrev(MESA_SHADER_FRAGMENT), _mesa_shader_stage_to_abbrev(MESA_SHADER_FRAGMENT),
(int)program_size, p->nr_tex_insn, p->nr_tex_indirect, p->nr_alu_insn + p->nr_tex_insn,
p->nr_alu_insn, p->nr_tex_insn, p->nr_tex_indirect,
p->shader->info.file_max[TGSI_FILE_TEMPORARY] + 1, p->shader->info.file_max[TGSI_FILE_TEMPORARY] + 1,
ifs->num_constants); ifs->num_constants);
} }