fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-31 07:40:11 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

iris: setup bits for ARB_texture_filter_minmax with gfx9+

Browse source 
Tested with: KHR-GL46.texture_filter_minmax_tests.*

Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37451>
This commit is contained in:
Tapani Pälli 2025-09-18 08:25:49 +03:00 • committed by Marge Bot
parent f9f682059b
commit 59a4f53b95
3 changed files with 25 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
docs/features.txt
View file

@ -316,7 +316,7 @@ Khronos, ARB, and OES extensions that are not part of any OpenGL or OpenGL ES ve
GL_ARB_sparse_texture DONE (radeonsi/gfx9+, zink)
GL_ARB_sparse_texture2 DONE (radeonsi/gfx9+, zink)
GL_ARB_sparse_texture_clamp DONE (radeonsi/gfx9+, zink)
GL_ARB_texture_filter_minmax DONE (freedreno/a6xx, llvmpipe, nvc0/gm200+, zink)
GL_ARB_texture_filter_minmax DONE (freedreno/a6xx, iris/gen9+, llvmpipe, nvc0/gm200+, zink)
GL_ARM_shader_framebuffer_fetch_depth_stencil DONE (llvmpipe)
GL_EXT_shader_framebuffer_fetch DONE (freedreno/a6xx, iris/gen9+, llvmpipe, panfrost, virgl, zink, asahi, v3d)
GL_EXT_shader_framebuffer_fetch_non_coherent DONE (freedreno/a6xx, iris, llvmpipe, panfrost, virgl, zink, asahi, v3d)

1
src/gallium/drivers/iris/iris_screen.c
View file

@ -316,6 +316,7 @@ iris_init_screen_caps(struct iris_screen *screen)
caps->texture_multisample = true;
caps->cube_map_array = true;
caps->texture_buffer_objects = true;
caps->sampler_reduction_minmax_arb = devinfo->ver > 8;
caps->query_pipeline_statistics_single = true;
caps->texture_query_lod = true;
caps->sample_shading = true;

24
src/gallium/drivers/iris/iris_state.c
View file

@ -313,6 +313,19 @@ translate_wrap(unsigned pipe_wrap)
return map[pipe_wrap];
}
#if GFX_VER > 8
static uint32_t
translate_tex_filter_mode(unsigned mode)
{
static const unsigned map[] = {
[PIPE_TEX_REDUCTION_WEIGHTED_AVERAGE] = STD_FILTER,
[PIPE_TEX_REDUCTION_MIN] = MINIMUM,
[PIPE_TEX_REDUCTION_MAX] = MAXIMUM,
};
return map[mode];
}
#endif
/**
* Allocate space for some indirect state.
*
@ -2527,6 +2540,11 @@ fill_sampler_state(uint32_t *sampler_state,
mag_img_filter = state->min_img_filter;
}
#if GFX_VER > 8
uint32_t reduction_mode =
translate_tex_filter_mode(state->reduction_mode);
#endif
iris_pack_state(GENX(SAMPLER_STATE), sampler_state, samp) {
samp.TCXAddressControlMode = translate_wrap(state->wrap_s);
samp.TCYAddressControlMode = translate_wrap(state->wrap_t);
@ -2537,7 +2555,11 @@ fill_sampler_state(uint32_t *sampler_state,
samp.MagModeFilter = mag_img_filter;
samp.MipModeFilter = translate_mip_filter(state->min_mip_filter);
samp.MaximumAnisotropy = RATIO21;
#if GFX_VER > 8
samp.ReductionType = reduction_mode;
samp.ReductionTypeEnable =
reduction_mode != PIPE_TEX_REDUCTION_WEIGHTED_AVERAGE;
#endif
if (max_anisotropy >= 2) {
if (state->min_img_filter == PIPE_TEX_FILTER_LINEAR) {
#if GFX_VER >= 30