fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-31 00:30:33 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

brw/nir/rt: ensure we can load 2 RT_DISPATCH_GLOBALS

Browse source 
Each group of 16 lanes inside a SIMD32 shader will load different globals.

In SIMD8/16 shaders, the divergence analysis will turn this load into
nir_load_global_constant_uniform_block_intel.

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Cc: mesa-stable
Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36181>
This commit is contained in:
Lionel Landwerlin 2025-07-16 23:29:18 +03:00 • committed by Marge Bot
parent b996b03f21
commit 527ae448e5
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/intel/compiler/brw/brw_nir_rt_builder.h
View file

@ -62,7 +62,7 @@ brw_nir_rt_store(nir_builder *b, nir_def *addr, unsigned align,
static inline nir_def *
brw_nir_rt_load_const(nir_builder *b, unsigned components, nir_def *addr)
{
return nir_load_global_constant_uniform_block_intel(
return nir_build_load_global_constant(
b, components, 32, addr,
.access = ACCESS_CAN_REORDER | ACCESS_NON_WRITEABLE,
.align_mul = 64);