fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-24 21:50:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

brw: Run validation as soon as we have the CFG around

Browse source 
Fixes: affa7567c2 ("intel/brw: Add phases to backend")
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37148>
This commit is contained in:
Caio Oliveira 2025-09-02 11:28:43 -07:00 • committed by Marge Bot
parent 28c2c0fedc
commit 4e253184de
1 changed files with 3 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/intel/compiler/brw_validate.cpp
View file

@ -291,12 +291,11 @@ brw_validate(const brw_shader &s)
{
const intel_device_info *devinfo = s.devinfo;
if (s.cfg)
s.cfg->validate(_mesa_shader_stage_to_abbrev(s.stage));
if (s.phase <= BRW_SHADER_PHASE_AFTER_NIR)
if (!s.cfg)
return;
s.cfg->validate(_mesa_shader_stage_to_abbrev(s.stage));
foreach_block(block, s.cfg) {
/* Track the last used address register. Usage of the address register
* in the IR should be limited to within a block, otherwise we would