fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-03 09:20:13 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

intel/isl: Remove unknown workaround

Browse source 
The way this workaround is implemented, it is being applied to all
gfx 12 platforms(TGL, ADL, RKL, RPL, DG1, DG2 and MTL) but it was
supposed to be fixed in TGL B0.
Unfortunately I did not found any workaround number that would match it.

But as all released platforms don't ship to customers with revision == 0
this workaround was never being applied and can be safely removed.

Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24699>
This commit is contained in:
José Roberto de Souza 2023-08-14 14:00:27 -07:00 • committed by Marge Bot
parent b64da56b1a
commit 4c06c736c5
1 changed files with 0 additions and 19 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/intel/isl/isl_surface_state.c
View file

@ -928,25 +928,6 @@ isl_genX(buffer_fill_state_s)(const struct isl_device *dev, void *state,
s.Depth = ((num_elements - 1) >> 20) & 0x7f;
#endif
if (GFX_VER == 12 && dev->info->revision == 0) {
/* TGL-LP A0 has a HW bug (fixed in later HW) which causes buffer
* textures with very close base addresses (delta < 64B) to corrupt each
* other. We can sort-of work around this by making small buffer
* textures 1D textures instead. This doesn't fix the problem for large
* buffer textures but the liklihood of large, overlapping, and very
* close buffer textures is fairly low and the point is to hack around
* the bug so we can run apps and tests.
*/
if (info->format != ISL_FORMAT_RAW &&
info->stride_B == isl_format_get_layout(info->format)->bpb / 8 &&
num_elements <= (1 << 14)) {
s.SurfaceType = SURFTYPE_1D;
s.Width = num_elements - 1;
s.Height = 0;
s.Depth = 0;
}
}
#if GFX_VER >= 6
s.NumberofMultisamples = MULTISAMPLECOUNT_1;
#endif