fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 02:58:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

radv: remove unnecessary radv_image::tc_compatible_htile

Browse source 
Use the surface flags directly instead.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/8579>
This commit is contained in:
Samuel Pitoiset 2021-01-19 17:49:06 +01:00 • committed by Marge Bot
parent c30f010e8f
commit 27d4a15528
2 changed files with 3 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/amd/vulkan/radv_image.c
View file

@ -1308,7 +1308,7 @@ radv_image_reset_layout(struct radv_image *image)
image->size = 0;
image->alignment = 1;
image->tc_compatible_cmask = image->tc_compatible_htile = 0;
image->tc_compatible_cmask = 0;
image->fce_pred_offset = image->dcc_pred_offset = 0;
image->clear_value_offset = image->tc_compat_zrange_offset = 0;
@ -1381,9 +1381,6 @@ radv_image_create_layout(struct radv_device *device,
image->tc_compatible_cmask = radv_image_has_cmask(image) &&
radv_use_tc_compat_cmask_for_image(device, image);
image->tc_compatible_htile = radv_image_has_htile(image) &&
image->planes[0].surface.flags & RADEON_SURF_TC_COMPATIBLE_HTILE;
radv_image_alloc_values(device, image);
assert(image->planes[0].surface.surf_size);

4
src/amd/vulkan/radv_private.h
View file

@ -1904,7 +1904,6 @@ struct radv_image {
/* Set when bound */
struct radeon_winsys_bo *bo;
VkDeviceSize offset;
bool tc_compatible_htile;
bool tc_compatible_cmask;
uint64_t clear_value_offset;
@ -2031,7 +2030,8 @@ radv_htile_enabled(const struct radv_image *image, unsigned level)
static inline bool
radv_image_is_tc_compat_htile(const struct radv_image *image)
{
return radv_image_has_htile(image) && image->tc_compatible_htile;
return radv_image_has_htile(image) &&
(image->planes[0].surface.flags & RADEON_SURF_TC_COMPATIBLE_HTILE);
}
/**