mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-05 13:58:04 +02:00
nir: add AMD RT traversal intrinsics
These I/O intrinsics help to create an enclosed traversal shader. Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/19188>
This commit is contained in:
parent
c238699afa
commit
22534e0d1a
1 changed files with 16 additions and 0 deletions
|
|
@ -1439,6 +1439,22 @@ system_value("ray_launch_size_addr_amd", 1, bit_sizes=[64])
|
|||
# Scratch base of callable stack for ray tracing.
|
||||
system_value("rt_dynamic_callable_stack_base_amd", 1)
|
||||
|
||||
# Ray Tracing Traversal inputs
|
||||
system_value("sbt_offset_amd", 1)
|
||||
system_value("sbt_stride_amd", 1)
|
||||
system_value("accel_struct_amd", 1, bit_sizes=[64])
|
||||
|
||||
# 0. SBT Index
|
||||
# 1. Ray Tmax
|
||||
# 2. Primitive Id
|
||||
# 3. Instance Addr
|
||||
# 4. Geometry Id and Flags
|
||||
# 5. Hit Kind
|
||||
intrinsic("execute_closest_hit_amd", src_comp=[1, 1, 1, 1, 1, 1])
|
||||
|
||||
# 0. Ray Tmax
|
||||
intrinsic("execute_miss_amd", src_comp=[1])
|
||||
|
||||
# Load forced VRS rates.
|
||||
intrinsic("load_force_vrs_rates_amd", dest_comp=1, bit_sizes=[32], flags=[CAN_ELIMINATE, CAN_REORDER])
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue