i965: Allow SIMD16 color writes on Ivybridge.

Again, the check was needlessly specific: this works fine on Gen7.

Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
(cherry picked from commit 7db874bf4c4273d2d46218b1490d312fe2654284)
This commit is contained in:
Kenneth Graunke 2011-09-26 23:57:40 -07:00
parent 9bbf2a343f
commit 1f083e1839

View file

@ -1739,7 +1739,7 @@ fs_visitor::emit_color_write(int index, int first_color_mrf, fs_reg color)
int reg_width = c->dispatch_width / 8;
fs_inst *inst;
if (c->dispatch_width == 8 || intel->gen == 6) {
if (c->dispatch_width == 8 || intel->gen >= 6) {
/* SIMD8 write looks like:
* m + 0: r0
* m + 1: r1