fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 15:58:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

nv50,nvc0: add new caps to list

Browse source 
Signed-off-by: Ilia Mirkin <imirkin@alum.mit.edu>
Reviewed-by: Karol Herbst <kherbst@redhat.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/14050>
This commit is contained in:
Ilia Mirkin 2021-12-03 13:00:43 -05:00 • committed by Marge Bot
parent bd2c11dfa8
commit 03acfa4aac
2 changed files with 17 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/gallium/drivers/nouveau/nv50/nv50_screen.c
View file

@ -264,6 +264,11 @@ nv50_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT:
case PIPE_CAP_COMPUTE:
case PIPE_CAP_IMAGE_STORE_FORMATTED:
case PIPE_CAP_GL_CLAMP:
case PIPE_CAP_TEXRECT:
case PIPE_CAP_ALLOW_DYNAMIC_VAO_FASTPATH:
case PIPE_CAP_SHAREABLE_SHADERS:
case PIPE_CAP_PREFER_BACK_BUFFER_REUSE:
return 1;
case PIPE_CAP_TEXTURE_TRANSFER_MODES:
return PIPE_TEXTURE_TRANSFER_BLIT;
@ -291,6 +296,7 @@ nv50_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
case PIPE_CAP_VERTEX_ATTRIB_ELEMENT_ALIGNED_ONLY:
case PIPE_CAP_TGSI_TEXCOORD:
case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT:
case PIPE_CAP_TEXTURE_GATHER_SM5:
@ -394,6 +400,10 @@ nv50_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
case PIPE_CAP_NO_CLIP_ON_COPY_TEX:
case PIPE_CAP_DEVICE_PROTECTED_CONTENT:
case PIPE_CAP_NIR_IMAGES_AS_DEREF:
case PIPE_CAP_SAMPLER_REDUCTION_MINMAX:
case PIPE_CAP_SAMPLER_REDUCTION_MINMAX_ARB:
case PIPE_CAP_DRAW_VERTEX_STATE:
case PIPE_CAP_PREFER_POT_ALIGNED_VARYINGS:
return 0;
case PIPE_CAP_VENDOR_ID:

7
src/gallium/drivers/nouveau/nvc0/nvc0_screen.c
View file

@ -313,6 +313,10 @@ nvc0_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
case PIPE_CAP_CLEAR_SCISSORED:
case PIPE_CAP_GL_CLAMP:
case PIPE_CAP_IMAGE_STORE_FORMATTED:
case PIPE_CAP_TEXRECT:
case PIPE_CAP_ALLOW_DYNAMIC_VAO_FASTPATH:
case PIPE_CAP_SHAREABLE_SHADERS:
case PIPE_CAP_PREFER_BACK_BUFFER_REUSE:
return 1;
case PIPE_CAP_TEXTURE_TRANSFER_MODES:
return nouveau_screen(pscreen)->vram_domain & NOUVEAU_BO_VRAM ? PIPE_TEXTURE_TRANSFER_BLIT : 0;
@ -363,6 +367,7 @@ nvc0_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
case PIPE_CAP_VERTEX_ATTRIB_ELEMENT_ALIGNED_ONLY:
case PIPE_CAP_FAKE_SW_MSAA:
case PIPE_CAP_TGSI_VS_WINDOW_SPACE_POSITION:
case PIPE_CAP_VERTEXID_NOBASE:
@ -427,6 +432,8 @@ nvc0_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
case PIPE_CAP_NO_CLIP_ON_COPY_TEX:
case PIPE_CAP_DEVICE_PROTECTED_CONTENT:
case PIPE_CAP_SAMPLER_REDUCTION_MINMAX_ARB:
case PIPE_CAP_DRAW_VERTEX_STATE:
case PIPE_CAP_PREFER_POT_ALIGNED_VARYINGS:
return 0;
case PIPE_CAP_VENDOR_ID: