fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-30 02:50:35 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

intel/brw: Fix typo in DPAS emission code

Browse source 
The enums were mixed up.  Code was working because they were being
used only for their numerical values.

Fixes: e666872c75 ("intel/compiler: Initial bits for DPAS instruction")
Acked-by: Iván Briano <ivan.briano@intel.com>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/29762>
(cherry picked from commit f982d2bb79)
This commit is contained in:
Caio Oliveira 2024-06-17 23:27:48 -07:00 • committed by Eric Engestrom
parent 9dd7e3fe49
commit 0397d8aac7
2 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
.pick_status.json
View file

@ -484,7 +484,7 @@
"description": "intel/brw: Fix typo in DPAS emission code",
"nominated": true,
"nomination_type": 1,
"resolution": 0,
"resolution": 1,
"main_sha": null,
"because_sha": "e666872c751bedd1e4c2e1231644c14ed18639e7",
"notes": null

4
src/intel/compiler/brw_eu_emit.c
View file

@ -748,8 +748,8 @@ brw_alu3(struct brw_codegen *p, unsigned opcode, struct brw_reg dest,
}
static brw_inst *
brw_dpas_three_src(struct brw_codegen *p, enum gfx12_systolic_depth opcode,
unsigned sdepth, unsigned rcount, struct brw_reg dest,
brw_dpas_three_src(struct brw_codegen *p, enum opcode opcode,
enum gfx12_systolic_depth sdepth, unsigned rcount, struct brw_reg dest,
struct brw_reg src0, struct brw_reg src1, struct brw_reg src2)
{
const struct intel_device_info *devinfo = p->devinfo;