fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 07:18:17 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Revert "iris: slow clear higher miplevels on single sampled 8bpp resources that have TILE64"

Browse source 
Miptails are now disabled on Tile64 resources, so we can drop this
restriction.

Ref: e3a5ade9 ('intel/isl: Disable miptails to align LODs for CCS WA')

This reverts commit 8670fd6ac4.

Reviewed-by: Nanley Chery <nanley.g.chery@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/28984>
(cherry picked from commit ec06911b3d)
This commit is contained in:
Rohan Garg 2024-04-30 13:31:24 +02:00 • committed by Eric Engestrom
parent 3d4e09973c
commit 02aa4bb803
2 changed files with 1 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
.pick_status.json
View file

@ -1224,7 +1224,7 @@
"description": "Revert \"iris: slow clear higher miplevels on single sampled 8bpp resources that have TILE64\"",
"nominated": true,
"nomination_type": 2,
"resolution": 0,
"resolution": 1,
"main_sha": null,
"because_sha": "8670fd6ac4611ca29468830a8d59d99bbe872651",
"notes": null

12
src/gallium/drivers/iris/iris_clear.c
View file

@ -134,18 +134,6 @@ can_fast_clear_color(struct iris_context *ice,
*/
if (level > 0 && util_format_get_blocksizebits(p_res->format) == 8 &&
p_res->width0 % 64) {
assert(res->surf.samples == 1);
return false;
}
/* TODO: Fast clearing higher miplevels on 8 bpp single sampled TILE64
* resources for certain widths seems broken.
*/
if (level > 0 && util_format_get_blocksizebits(p_res->format) == 8 &&
res->surf.tiling == ISL_TILING_64) {
assert(res->surf.samples == 1);
perf_debug(&ice->dbg, "Slow clearing higher miplevels for single sampled "
"8 bpp resource");
return false;
}