2009-08-04 15:00:36 -07:00
|
|
|
/*
|
|
|
|
|
* Copyright © 2008 Keith Packard
|
|
|
|
|
*
|
|
|
|
|
* Permission to use, copy, modify, distribute, and sell this software and its
|
|
|
|
|
* documentation for any purpose is hereby granted without fee, provided that
|
|
|
|
|
* the above copyright notice appear in all copies and that both that copyright
|
|
|
|
|
* notice and this permission notice appear in supporting documentation, and
|
|
|
|
|
* that the name of the copyright holders not be used in advertising or
|
|
|
|
|
* publicity pertaining to distribution of the software without specific,
|
|
|
|
|
* written prior permission. The copyright holders make no representations
|
|
|
|
|
* about the suitability of this software for any purpose. It is provided "as
|
|
|
|
|
* is" without express or implied warranty.
|
|
|
|
|
*
|
|
|
|
|
* THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
|
|
|
|
|
* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
|
|
|
|
|
* EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
|
|
|
|
|
* CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
|
|
|
|
|
* DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
|
|
|
|
|
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
|
|
|
|
|
* OF THIS SOFTWARE.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <stdio.h>
|
|
|
|
|
#include <stdlib.h>
|
|
|
|
|
#include <string.h>
|
|
|
|
|
#include <getopt.h>
|
|
|
|
|
#include <unistd.h>
|
|
|
|
|
#include <stdarg.h>
|
|
|
|
|
|
2009-08-04 15:27:40 -07:00
|
|
|
#include "brw_context.h"
|
2009-08-04 15:00:36 -07:00
|
|
|
#include "brw_defines.h"
|
2014-06-12 16:26:22 -07:00
|
|
|
#include "brw_reg.h"
|
|
|
|
|
#include "brw_inst.h"
|
2009-08-04 15:00:36 -07:00
|
|
|
|
2012-10-03 16:11:26 -07:00
|
|
|
const struct opcode_desc opcode_descs[128] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_OPCODE_MOV] = { .name = "mov", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_FRC] = { .name = "frc", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_RNDU] = { .name = "rndu", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_RNDD] = { .name = "rndd", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_RNDE] = { .name = "rnde", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_RNDZ] = { .name = "rndz", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_NOT] = { .name = "not", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_LZD] = { .name = "lzd", .nsrc = 1, .ndst = 1 },
|
2013-01-09 11:35:47 -08:00
|
|
|
[BRW_OPCODE_F32TO16] = { .name = "f32to16", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_F16TO32] = { .name = "f16to32", .nsrc = 1, .ndst = 1 },
|
2013-04-09 17:56:19 -07:00
|
|
|
[BRW_OPCODE_BFREV] = { .name = "bfrev", .nsrc = 1, .ndst = 1},
|
|
|
|
|
[BRW_OPCODE_FBH] = { .name = "fbh", .nsrc = 1, .ndst = 1},
|
|
|
|
|
[BRW_OPCODE_FBL] = { .name = "fbl", .nsrc = 1, .ndst = 1},
|
|
|
|
|
[BRW_OPCODE_CBIT] = { .name = "cbit", .nsrc = 1, .ndst = 1},
|
2009-08-04 15:00:36 -07:00
|
|
|
|
|
|
|
|
[BRW_OPCODE_MUL] = { .name = "mul", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_MAC] = { .name = "mac", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_MACH] = { .name = "mach", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_LINE] = { .name = "line", .nsrc = 2, .ndst = 1 },
|
2010-03-10 14:46:27 -08:00
|
|
|
[BRW_OPCODE_PLN] = { .name = "pln", .nsrc = 2, .ndst = 1 },
|
2010-03-22 10:05:42 -07:00
|
|
|
[BRW_OPCODE_MAD] = { .name = "mad", .nsrc = 3, .ndst = 1 },
|
2012-12-01 21:49:43 -08:00
|
|
|
[BRW_OPCODE_LRP] = { .name = "lrp", .nsrc = 3, .ndst = 1 },
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_OPCODE_SAD2] = { .name = "sad2", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_SADA2] = { .name = "sada2", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_DP4] = { .name = "dp4", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_DPH] = { .name = "dph", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_DP3] = { .name = "dp3", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_DP2] = { .name = "dp2", .nsrc = 2, .ndst = 1 },
|
2010-03-22 10:17:19 -07:00
|
|
|
[BRW_OPCODE_MATH] = { .name = "math", .nsrc = 2, .ndst = 1 },
|
2009-08-04 15:00:36 -07:00
|
|
|
|
|
|
|
|
[BRW_OPCODE_AVG] = { .name = "avg", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_ADD] = { .name = "add", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_SEL] = { .name = "sel", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_AND] = { .name = "and", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_OR] = { .name = "or", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_XOR] = { .name = "xor", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_SHR] = { .name = "shr", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_SHL] = { .name = "shl", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_ASR] = { .name = "asr", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_CMP] = { .name = "cmp", .nsrc = 2, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_CMPN] = { .name = "cmpn", .nsrc = 2, .ndst = 1 },
|
2013-04-09 17:56:19 -07:00
|
|
|
[BRW_OPCODE_BFE] = { .name = "bfe", .nsrc = 3, .ndst = 1},
|
2013-11-16 13:03:55 -08:00
|
|
|
[BRW_OPCODE_BFI1] = { .name = "bfi1", .nsrc = 2, .ndst = 1},
|
|
|
|
|
[BRW_OPCODE_BFI2] = { .name = "bfi2", .nsrc = 3, .ndst = 1},
|
2013-09-19 13:01:08 -07:00
|
|
|
[BRW_OPCODE_ADDC] = { .name = "addc", .nsrc = 2, .ndst = 1},
|
|
|
|
|
[BRW_OPCODE_SUBB] = { .name = "subb", .nsrc = 2, .ndst = 1},
|
2009-08-04 15:00:36 -07:00
|
|
|
|
|
|
|
|
[BRW_OPCODE_SEND] = { .name = "send", .nsrc = 1, .ndst = 1 },
|
2010-10-26 09:35:34 -07:00
|
|
|
[BRW_OPCODE_SENDC] = { .name = "sendc", .nsrc = 1, .ndst = 1 },
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_OPCODE_NOP] = { .name = "nop", .nsrc = 0, .ndst = 0 },
|
2011-12-19 10:52:31 -08:00
|
|
|
[BRW_OPCODE_JMPI] = { .name = "jmpi", .nsrc = 0, .ndst = 0 },
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_OPCODE_IF] = { .name = "if", .nsrc = 2, .ndst = 0 },
|
2010-03-10 09:31:49 -08:00
|
|
|
[BRW_OPCODE_IFF] = { .name = "iff", .nsrc = 2, .ndst = 1 },
|
2010-03-09 11:31:28 -08:00
|
|
|
[BRW_OPCODE_WHILE] = { .name = "while", .nsrc = 2, .ndst = 0 },
|
2009-08-04 16:26:37 -07:00
|
|
|
[BRW_OPCODE_ELSE] = { .name = "else", .nsrc = 2, .ndst = 0 },
|
2010-03-09 11:31:28 -08:00
|
|
|
[BRW_OPCODE_BREAK] = { .name = "break", .nsrc = 2, .ndst = 0 },
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_OPCODE_CONTINUE] = { .name = "cont", .nsrc = 1, .ndst = 0 },
|
|
|
|
|
[BRW_OPCODE_HALT] = { .name = "halt", .nsrc = 1, .ndst = 0 },
|
|
|
|
|
[BRW_OPCODE_MSAVE] = { .name = "msave", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_PUSH] = { .name = "push", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_MRESTORE] = { .name = "mrest", .nsrc = 1, .ndst = 1 },
|
|
|
|
|
[BRW_OPCODE_POP] = { .name = "pop", .nsrc = 2, .ndst = 0 },
|
|
|
|
|
[BRW_OPCODE_WAIT] = { .name = "wait", .nsrc = 1, .ndst = 0 },
|
|
|
|
|
[BRW_OPCODE_DO] = { .name = "do", .nsrc = 0, .ndst = 0 },
|
2009-08-04 16:26:37 -07:00
|
|
|
[BRW_OPCODE_ENDIF] = { .name = "endif", .nsrc = 2, .ndst = 0 },
|
2009-08-04 15:00:36 -07:00
|
|
|
};
|
|
|
|
|
|
2013-12-02 13:15:45 -08:00
|
|
|
const char * const conditional_modifier[16] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_CONDITIONAL_NONE] = "",
|
|
|
|
|
[BRW_CONDITIONAL_Z] = ".e",
|
|
|
|
|
[BRW_CONDITIONAL_NZ] = ".ne",
|
|
|
|
|
[BRW_CONDITIONAL_G] = ".g",
|
|
|
|
|
[BRW_CONDITIONAL_GE] = ".ge",
|
|
|
|
|
[BRW_CONDITIONAL_L] = ".l",
|
|
|
|
|
[BRW_CONDITIONAL_LE] = ".le",
|
|
|
|
|
[BRW_CONDITIONAL_R] = ".r",
|
|
|
|
|
[BRW_CONDITIONAL_O] = ".o",
|
|
|
|
|
[BRW_CONDITIONAL_U] = ".u",
|
|
|
|
|
};
|
|
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
static const char * const m_negate[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "-",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const _abs[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "(abs)",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const vert_stride[16] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "0",
|
|
|
|
|
[1] = "1",
|
|
|
|
|
[2] = "2",
|
|
|
|
|
[3] = "4",
|
|
|
|
|
[4] = "8",
|
|
|
|
|
[5] = "16",
|
|
|
|
|
[6] = "32",
|
|
|
|
|
[15] = "VxH",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const width[8] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "1",
|
|
|
|
|
[1] = "2",
|
|
|
|
|
[2] = "4",
|
|
|
|
|
[3] = "8",
|
|
|
|
|
[4] = "16",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const horiz_stride[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "0",
|
|
|
|
|
[1] = "1",
|
|
|
|
|
[2] = "2",
|
|
|
|
|
[3] = "4"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const chan_sel[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "x",
|
|
|
|
|
[1] = "y",
|
|
|
|
|
[2] = "z",
|
|
|
|
|
[3] = "w",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const debug_ctrl[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = ".breakpoint"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const saturate[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = ".sat"
|
|
|
|
|
};
|
|
|
|
|
|
2014-05-01 11:20:25 -07:00
|
|
|
static const char * const cmpt_ctrl[2] = {
|
|
|
|
|
[0] = "",
|
|
|
|
|
[1] = "compacted"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const accwr[2] = {
|
2010-08-20 14:37:19 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "AccWrEnable"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const wectrl[2] = {
|
2010-10-06 10:22:22 -07:00
|
|
|
[0] = "WE_normal",
|
|
|
|
|
[1] = "WE_all"
|
2010-09-17 11:13:26 +08:00
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const exec_size[8] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "1",
|
|
|
|
|
[1] = "2",
|
|
|
|
|
[2] = "4",
|
|
|
|
|
[3] = "8",
|
|
|
|
|
[4] = "16",
|
|
|
|
|
[5] = "32"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const pred_inv[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "+",
|
|
|
|
|
[1] = "-"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const pred_ctrl_align16[16] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[1] = "",
|
|
|
|
|
[2] = ".x",
|
|
|
|
|
[3] = ".y",
|
|
|
|
|
[4] = ".z",
|
|
|
|
|
[5] = ".w",
|
|
|
|
|
[6] = ".any4h",
|
|
|
|
|
[7] = ".all4h",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const pred_ctrl_align1[16] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[1] = "",
|
|
|
|
|
[2] = ".anyv",
|
|
|
|
|
[3] = ".allv",
|
|
|
|
|
[4] = ".any2h",
|
|
|
|
|
[5] = ".all2h",
|
|
|
|
|
[6] = ".any4h",
|
|
|
|
|
[7] = ".all4h",
|
|
|
|
|
[8] = ".any8h",
|
|
|
|
|
[9] = ".all8h",
|
|
|
|
|
[10] = ".any16h",
|
|
|
|
|
[11] = ".all16h",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const thread_ctrl[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[2] = "switch"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const compr_ctrl[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "sechalf",
|
|
|
|
|
[2] = "compr",
|
2010-07-08 17:05:42 -07:00
|
|
|
[3] = "compr4",
|
2009-08-04 15:00:36 -07:00
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const dep_ctrl[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "NoDDClr",
|
|
|
|
|
[2] = "NoDDChk",
|
|
|
|
|
[3] = "NoDDClr,NoDDChk",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const mask_ctrl[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "nomask",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const access_mode[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "align1",
|
|
|
|
|
[1] = "align16",
|
|
|
|
|
};
|
|
|
|
|
|
2014-03-11 00:04:35 -07:00
|
|
|
static const char * const reg_encoding[8] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "UD",
|
|
|
|
|
[1] = "D",
|
|
|
|
|
[2] = "UW",
|
|
|
|
|
[3] = "W",
|
|
|
|
|
[4] = "UB",
|
|
|
|
|
[5] = "B",
|
|
|
|
|
[7] = "F"
|
|
|
|
|
};
|
|
|
|
|
|
2014-06-14 22:52:08 -07:00
|
|
|
static const char * const three_source_reg_encoding[] = {
|
2013-12-10 01:36:37 -08:00
|
|
|
[BRW_3SRC_TYPE_F] = "F",
|
|
|
|
|
[BRW_3SRC_TYPE_D] = "D",
|
|
|
|
|
[BRW_3SRC_TYPE_UD] = "UD",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
const int reg_type_size[8] = {
|
2010-08-20 14:28:39 -07:00
|
|
|
[0] = 4,
|
|
|
|
|
[1] = 4,
|
|
|
|
|
[2] = 2,
|
|
|
|
|
[3] = 2,
|
|
|
|
|
[4] = 1,
|
|
|
|
|
[5] = 1,
|
|
|
|
|
[7] = 4
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const reg_file[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "A",
|
|
|
|
|
[1] = "g",
|
|
|
|
|
[2] = "m",
|
|
|
|
|
[3] = "imm",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const writemask[16] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0x0] = ".",
|
|
|
|
|
[0x1] = ".x",
|
|
|
|
|
[0x2] = ".y",
|
|
|
|
|
[0x3] = ".xy",
|
|
|
|
|
[0x4] = ".z",
|
|
|
|
|
[0x5] = ".xz",
|
|
|
|
|
[0x6] = ".yz",
|
|
|
|
|
[0x7] = ".xyz",
|
|
|
|
|
[0x8] = ".w",
|
|
|
|
|
[0x9] = ".xw",
|
|
|
|
|
[0xa] = ".yw",
|
|
|
|
|
[0xb] = ".xyw",
|
|
|
|
|
[0xc] = ".zw",
|
|
|
|
|
[0xd] = ".xzw",
|
|
|
|
|
[0xe] = ".yzw",
|
|
|
|
|
[0xf] = "",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const end_of_thread[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "EOT"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const target_function[16] = {
|
2011-10-07 20:55:35 -07:00
|
|
|
[BRW_SFID_NULL] = "null",
|
|
|
|
|
[BRW_SFID_MATH] = "math",
|
|
|
|
|
[BRW_SFID_SAMPLER] = "sampler",
|
|
|
|
|
[BRW_SFID_MESSAGE_GATEWAY] = "gateway",
|
|
|
|
|
[BRW_SFID_DATAPORT_READ] = "read",
|
|
|
|
|
[BRW_SFID_DATAPORT_WRITE] = "write",
|
|
|
|
|
[BRW_SFID_URB] = "urb",
|
2014-03-31 09:23:24 -07:00
|
|
|
[BRW_SFID_THREAD_SPAWNER] = "thread_spawner",
|
|
|
|
|
[BRW_SFID_VME] = "vme",
|
2009-08-04 15:00:36 -07:00
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const target_function_gen6[16] = {
|
2011-10-07 20:55:35 -07:00
|
|
|
[BRW_SFID_NULL] = "null",
|
|
|
|
|
[BRW_SFID_MATH] = "math",
|
|
|
|
|
[BRW_SFID_SAMPLER] = "sampler",
|
|
|
|
|
[BRW_SFID_MESSAGE_GATEWAY] = "gateway",
|
|
|
|
|
[BRW_SFID_URB] = "urb",
|
|
|
|
|
[BRW_SFID_THREAD_SPAWNER] = "thread_spawner",
|
|
|
|
|
[GEN6_SFID_DATAPORT_SAMPLER_CACHE] = "sampler",
|
|
|
|
|
[GEN6_SFID_DATAPORT_RENDER_CACHE] = "render",
|
|
|
|
|
[GEN6_SFID_DATAPORT_CONSTANT_CACHE] = "const",
|
2014-03-31 09:23:24 -07:00
|
|
|
[GEN7_SFID_DATAPORT_DATA_CACHE] = "data",
|
|
|
|
|
[GEN7_SFID_PIXEL_INTERPOLATOR] = "pixel interp",
|
|
|
|
|
[HSW_SFID_DATAPORT_DATA_CACHE_1] = "dp data 1",
|
|
|
|
|
[HSW_SFID_CRE] = "cre",
|
2011-08-07 17:09:12 -07:00
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const dp_rc_msg_type_gen6[16] = {
|
2011-08-07 17:09:12 -07:00
|
|
|
[BRW_DATAPORT_READ_MESSAGE_OWORD_BLOCK_READ] = "OWORD block read",
|
|
|
|
|
[GEN6_DATAPORT_READ_MESSAGE_RENDER_UNORM_READ] = "RT UNORM read",
|
|
|
|
|
[GEN6_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ] = "OWORD dual block read",
|
|
|
|
|
[GEN6_DATAPORT_READ_MESSAGE_MEDIA_BLOCK_READ] = "media block read",
|
|
|
|
|
[GEN6_DATAPORT_READ_MESSAGE_OWORD_UNALIGN_BLOCK_READ] = "OWORD unaligned block read",
|
|
|
|
|
[GEN6_DATAPORT_READ_MESSAGE_DWORD_SCATTERED_READ] = "DWORD scattered read",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_DWORD_ATOMIC_WRITE] = "DWORD atomic write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_OWORD_BLOCK_WRITE] = "OWORD block write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_OWORD_DUAL_BLOCK_WRITE] = "OWORD dual block write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_MEDIA_BLOCK_WRITE] = "media block write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_DWORD_SCATTERED_WRITE] = "DWORD scattered write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_RENDER_TARGET_WRITE] = "RT write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_STREAMED_VB_WRITE] = "streamed VB write",
|
|
|
|
|
[GEN6_DATAPORT_WRITE_MESSAGE_RENDER_TARGET_UNORM_WRITE] = "RT UNORMc write",
|
|
|
|
|
};
|
|
|
|
|
|
2014-03-31 09:23:24 -07:00
|
|
|
static const char *const dp_dc0_msg_type_gen7[16] = {
|
|
|
|
|
[GEN7_DATAPORT_DC_OWORD_BLOCK_READ] = "DC OWORD block read",
|
|
|
|
|
[GEN7_DATAPORT_DC_UNALIGNED_OWORD_BLOCK_READ] = "DC unaligned OWORD block read",
|
|
|
|
|
[GEN7_DATAPORT_DC_OWORD_DUAL_BLOCK_READ] = "DC OWORD dual block read",
|
|
|
|
|
[GEN7_DATAPORT_DC_DWORD_SCATTERED_READ] = "DC DWORD scattered read",
|
|
|
|
|
[GEN7_DATAPORT_DC_BYTE_SCATTERED_READ] = "DC byte scattered read",
|
|
|
|
|
[GEN7_DATAPORT_DC_UNTYPED_ATOMIC_OP] = "DC untyped atomic",
|
|
|
|
|
[GEN7_DATAPORT_DC_MEMORY_FENCE] = "DC mfence",
|
|
|
|
|
[GEN7_DATAPORT_DC_OWORD_BLOCK_WRITE] = "DC OWORD block write",
|
|
|
|
|
[GEN7_DATAPORT_DC_OWORD_DUAL_BLOCK_WRITE] = "DC OWORD dual block write",
|
|
|
|
|
[GEN7_DATAPORT_DC_DWORD_SCATTERED_WRITE] = "DC DWORD scatterd write",
|
|
|
|
|
[GEN7_DATAPORT_DC_BYTE_SCATTERED_WRITE] = "DC byte scattered write",
|
|
|
|
|
[GEN7_DATAPORT_DC_UNTYPED_SURFACE_WRITE] = "DC untyped surface write",
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const char *const dp_dc1_msg_type_hsw[16] = {
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_UNTYPED_SURFACE_READ] = "untyped surface read",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_UNTYPED_ATOMIC_OP] = "DC untyped atomic op",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_UNTYPED_ATOMIC_OP_SIMD4X2] = "DC untyped 4x2 atomic op",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_MEDIA_BLOCK_READ] = "DC media block read",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_TYPED_SURFACE_READ] = "DC typed surface read",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_TYPED_ATOMIC_OP] = "DC typed atomic",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_TYPED_ATOMIC_OP_SIMD4X2] = "DC typed 4x2 atomic op",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_UNTYPED_SURFACE_WRITE] = "DC untyped surface write",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_MEDIA_BLOCK_WRITE] = "DC media block write",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_ATOMIC_COUNTER_OP] = "DC atomic counter op",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_ATOMIC_COUNTER_OP_SIMD4X2] = "DC 4x2 atomic counter op",
|
|
|
|
|
[HSW_DATAPORT_DC_PORT1_TYPED_SURFACE_WRITE] = "DC typed surface write",
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const char * const aop[16] = {
|
|
|
|
|
[BRW_AOP_AND] = "and",
|
|
|
|
|
[BRW_AOP_OR] = "or",
|
2014-04-20 14:36:37 -07:00
|
|
|
[BRW_AOP_XOR] = "xor",
|
2014-03-31 09:23:24 -07:00
|
|
|
[BRW_AOP_MOV] = "mov",
|
|
|
|
|
[BRW_AOP_INC] = "inc",
|
|
|
|
|
[BRW_AOP_DEC] = "dec",
|
|
|
|
|
[BRW_AOP_ADD] = "add",
|
|
|
|
|
[BRW_AOP_SUB] = "sub",
|
|
|
|
|
[BRW_AOP_REVSUB] = "revsub",
|
|
|
|
|
[BRW_AOP_IMAX] = "imax",
|
|
|
|
|
[BRW_AOP_IMIN] = "imin",
|
|
|
|
|
[BRW_AOP_UMAX] = "umax",
|
|
|
|
|
[BRW_AOP_UMIN] = "umin",
|
|
|
|
|
[BRW_AOP_CMPWR] = "cmpwr",
|
|
|
|
|
[BRW_AOP_PREDEC] = "predec",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const math_function[16] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_MATH_FUNCTION_INV] = "inv",
|
|
|
|
|
[BRW_MATH_FUNCTION_LOG] = "log",
|
|
|
|
|
[BRW_MATH_FUNCTION_EXP] = "exp",
|
|
|
|
|
[BRW_MATH_FUNCTION_SQRT] = "sqrt",
|
|
|
|
|
[BRW_MATH_FUNCTION_RSQ] = "rsq",
|
|
|
|
|
[BRW_MATH_FUNCTION_SIN] = "sin",
|
|
|
|
|
[BRW_MATH_FUNCTION_COS] = "cos",
|
|
|
|
|
[BRW_MATH_FUNCTION_SINCOS] = "sincos",
|
2013-04-22 21:33:38 -07:00
|
|
|
[BRW_MATH_FUNCTION_FDIV] = "fdiv",
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_MATH_FUNCTION_POW] = "pow",
|
|
|
|
|
[BRW_MATH_FUNCTION_INT_DIV_QUOTIENT_AND_REMAINDER] = "intdivmod",
|
2011-09-03 12:39:16 -07:00
|
|
|
[BRW_MATH_FUNCTION_INT_DIV_QUOTIENT] = "intdiv",
|
|
|
|
|
[BRW_MATH_FUNCTION_INT_DIV_REMAINDER] = "intmod",
|
2009-08-04 15:00:36 -07:00
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const math_saturate[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "sat"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const math_signed[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "signed"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const math_scalar[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "scalar"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const math_precision[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "partial_precision"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const urb_opcode[2] = {
|
2010-05-13 23:01:17 -07:00
|
|
|
[0] = "urb_write",
|
|
|
|
|
[1] = "ff_sync",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const urb_swizzle[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[BRW_URB_SWIZZLE_NONE] = "",
|
|
|
|
|
[BRW_URB_SWIZZLE_INTERLEAVE] = "interleave",
|
|
|
|
|
[BRW_URB_SWIZZLE_TRANSPOSE] = "transpose",
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const urb_allocate[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "allocate"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const urb_used[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "used"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const urb_complete[2] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "",
|
|
|
|
|
[1] = "complete"
|
|
|
|
|
};
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static const char * const sampler_target_format[4] = {
|
2009-08-04 15:00:36 -07:00
|
|
|
[0] = "F",
|
|
|
|
|
[2] = "UD",
|
|
|
|
|
[3] = "D"
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static int column;
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static int string (FILE *file, const char *string)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
fputs (string, file);
|
|
|
|
|
column += strlen (string);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static int format (FILE *f, const char *format, ...)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
char buf[1024];
|
|
|
|
|
va_list args;
|
|
|
|
|
va_start (args, format);
|
|
|
|
|
|
|
|
|
|
vsnprintf (buf, sizeof (buf) - 1, format, args);
|
2009-12-24 16:26:09 -08:00
|
|
|
va_end (args);
|
2009-08-04 15:00:36 -07:00
|
|
|
string (f, buf);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int newline (FILE *f)
|
|
|
|
|
{
|
|
|
|
|
putc ('\n', f);
|
|
|
|
|
column = 0;
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int pad (FILE *f, int c)
|
|
|
|
|
{
|
|
|
|
|
do
|
|
|
|
|
string (f, " ");
|
|
|
|
|
while (column < c);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2012-09-21 10:29:10 +02:00
|
|
|
static int control (FILE *file, const char *name, const char * const ctrl[],
|
2013-11-25 15:51:24 -08:00
|
|
|
unsigned id, int *space)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
if (!ctrl[id]) {
|
|
|
|
|
fprintf (file, "*** invalid %s value %d ",
|
|
|
|
|
name, id);
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
if (ctrl[id][0])
|
|
|
|
|
{
|
|
|
|
|
if (space && *space)
|
|
|
|
|
string (file, " ");
|
|
|
|
|
string (file, ctrl[id]);
|
|
|
|
|
if (space)
|
|
|
|
|
*space = 1;
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int print_opcode (FILE *file, int id)
|
|
|
|
|
{
|
2014-06-28 17:00:21 -07:00
|
|
|
if (!opcode_descs[id].name) {
|
2009-08-04 15:00:36 -07:00
|
|
|
format (file, "*** invalid opcode value %d ", id);
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
2014-06-28 17:00:21 -07:00
|
|
|
string (file, opcode_descs[id].name);
|
2009-08-04 15:00:36 -07:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-25 15:51:24 -08:00
|
|
|
static int reg (FILE *file, unsigned _reg_file, unsigned _reg_nr)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2010-07-08 17:05:42 -07:00
|
|
|
|
|
|
|
|
/* Clear the Compr4 instruction compression bit. */
|
|
|
|
|
if (_reg_file == BRW_MESSAGE_REGISTER_FILE)
|
|
|
|
|
_reg_nr &= ~(1 << 7);
|
|
|
|
|
|
2009-08-04 15:00:36 -07:00
|
|
|
if (_reg_file == BRW_ARCHITECTURE_REGISTER_FILE) {
|
|
|
|
|
switch (_reg_nr & 0xf0) {
|
|
|
|
|
case BRW_ARF_NULL:
|
|
|
|
|
string (file, "null");
|
|
|
|
|
return -1;
|
|
|
|
|
case BRW_ARF_ADDRESS:
|
|
|
|
|
format (file, "a%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
|
|
|
|
case BRW_ARF_ACCUMULATOR:
|
|
|
|
|
format (file, "acc%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
2010-10-26 10:56:53 -07:00
|
|
|
case BRW_ARF_FLAG:
|
|
|
|
|
format (file, "f%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
2009-08-04 15:00:36 -07:00
|
|
|
case BRW_ARF_MASK:
|
|
|
|
|
format (file, "mask%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
|
|
|
|
case BRW_ARF_MASK_STACK:
|
|
|
|
|
format (file, "msd%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
|
|
|
|
case BRW_ARF_STATE:
|
|
|
|
|
format (file, "sr%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
|
|
|
|
case BRW_ARF_CONTROL:
|
|
|
|
|
format (file, "cr%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
|
|
|
|
case BRW_ARF_NOTIFICATION_COUNT:
|
|
|
|
|
format (file, "n%d", _reg_nr & 0x0f);
|
|
|
|
|
break;
|
|
|
|
|
case BRW_ARF_IP:
|
|
|
|
|
string (file, "ip");
|
|
|
|
|
return -1;
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
format (file, "ARF%d", _reg_nr);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
} else {
|
|
|
|
|
err |= control (file, "src reg file", reg_file, _reg_file, NULL);
|
|
|
|
|
format (file, "%d", _reg_nr);
|
|
|
|
|
}
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int dest (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
|
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_access_mode(brw, inst) == BRW_ALIGN_1)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_dst_address_mode(brw, inst) == BRW_ADDRESS_DIRECT)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= reg (file, brw_inst_dst_reg_file(brw, inst), brw_inst_dst_da_reg_nr(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_dst_da1_subreg_nr(brw, inst))
|
|
|
|
|
format (file, ".%d", brw_inst_dst_da1_subreg_nr(brw, inst) /
|
|
|
|
|
reg_type_size[brw_inst_dst_reg_type(brw, inst)]);
|
2013-01-23 11:17:51 -08:00
|
|
|
string (file, "<");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "horiz stride", horiz_stride, brw_inst_dst_hstride(brw, inst), NULL);
|
2013-01-23 11:17:51 -08:00
|
|
|
string (file, ">");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "dest reg encoding", reg_encoding, brw_inst_dst_reg_type(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, "g[a0");
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_dst_ia_subreg_nr(brw, inst))
|
|
|
|
|
format (file, ".%d", brw_inst_dst_ia_subreg_nr(brw, inst) /
|
|
|
|
|
reg_type_size[brw_inst_dst_reg_type(brw, inst)]);
|
|
|
|
|
if (brw_inst_dst_ia1_addr_imm(brw, inst))
|
|
|
|
|
format (file, " %d", brw_inst_dst_ia1_addr_imm(brw, inst));
|
2013-01-23 11:17:51 -08:00
|
|
|
string (file, "]<");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "horiz stride", horiz_stride, brw_inst_dst_hstride(brw, inst), NULL);
|
2013-01-23 11:17:51 -08:00
|
|
|
string (file, ">");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "dest reg encoding", reg_encoding, brw_inst_dst_reg_type(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_dst_address_mode(brw, inst) == BRW_ADDRESS_DIRECT)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= reg (file, brw_inst_dst_reg_file(brw, inst), brw_inst_dst_da_reg_nr(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_dst_da16_subreg_nr(brw, inst))
|
|
|
|
|
format (file, ".%d", brw_inst_dst_da16_subreg_nr(brw, inst) /
|
|
|
|
|
reg_type_size[brw_inst_dst_reg_type(brw, inst)]);
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, "<1>");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "writemask", writemask, brw_inst_da16_writemask(brw, inst), NULL);
|
|
|
|
|
err |= control (file, "dest reg encoding", reg_encoding, brw_inst_dst_reg_type(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
err = 1;
|
|
|
|
|
string (file, "Indirect align16 address mode not supported");
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int dest_3src (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
|
|
|
|
uint32_t reg_file;
|
|
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw->gen == 6 && brw_inst_3src_dst_reg_file(brw, inst))
|
2010-03-22 10:05:42 -07:00
|
|
|
reg_file = BRW_MESSAGE_REGISTER_FILE;
|
|
|
|
|
else
|
|
|
|
|
reg_file = BRW_GENERAL_REGISTER_FILE;
|
|
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= reg (file, reg_file, brw_inst_3src_dst_reg_nr(brw, inst));
|
2010-03-22 10:05:42 -07:00
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_3src_dst_subreg_nr(brw, inst))
|
|
|
|
|
format (file, ".%d", brw_inst_3src_dst_subreg_nr(brw, inst));
|
2010-03-22 10:05:42 -07:00
|
|
|
string (file, "<1>");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "writemask", writemask, brw_inst_3src_dst_writemask(brw, inst), NULL);
|
2013-12-10 01:36:37 -08:00
|
|
|
err |= control (file, "dest reg encoding", three_source_reg_encoding,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_3src_dst_type(brw, inst), NULL);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2009-08-04 15:00:36 -07:00
|
|
|
static int src_align1_region (FILE *file,
|
2013-11-25 15:51:24 -08:00
|
|
|
unsigned _vert_stride, unsigned _width, unsigned _horiz_stride)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
|
|
|
|
string (file, "<");
|
|
|
|
|
err |= control (file, "vert stride", vert_stride, _vert_stride, NULL);
|
|
|
|
|
string (file, ",");
|
|
|
|
|
err |= control (file, "width", width, _width, NULL);
|
|
|
|
|
string (file, ",");
|
|
|
|
|
err |= control (file, "horiz_stride", horiz_stride, _horiz_stride, NULL);
|
|
|
|
|
string (file, ">");
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-25 15:51:24 -08:00
|
|
|
static int src_da1 (FILE *file, unsigned type, unsigned _reg_file,
|
|
|
|
|
unsigned _vert_stride, unsigned _width, unsigned _horiz_stride,
|
|
|
|
|
unsigned reg_num, unsigned sub_reg_num, unsigned __abs, unsigned _negate)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "negate", m_negate, _negate, NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "abs", _abs, __abs, NULL);
|
|
|
|
|
|
|
|
|
|
err |= reg (file, _reg_file, reg_num);
|
|
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
|
|
|
|
if (sub_reg_num)
|
2010-08-20 14:28:39 -07:00
|
|
|
format (file, ".%d", sub_reg_num / reg_type_size[type]); /* use formal style like spec */
|
2009-08-04 15:00:36 -07:00
|
|
|
src_align1_region (file, _vert_stride, _width, _horiz_stride);
|
|
|
|
|
err |= control (file, "src reg encoding", reg_encoding, type, NULL);
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int src_ia1 (FILE *file,
|
2013-11-25 15:51:24 -08:00
|
|
|
unsigned type,
|
|
|
|
|
unsigned _reg_file,
|
|
|
|
|
int _addr_imm,
|
|
|
|
|
unsigned _addr_subreg_nr,
|
|
|
|
|
unsigned _negate,
|
|
|
|
|
unsigned __abs,
|
|
|
|
|
unsigned _addr_mode,
|
|
|
|
|
unsigned _horiz_stride,
|
|
|
|
|
unsigned _width,
|
|
|
|
|
unsigned _vert_stride)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "negate", m_negate, _negate, NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "abs", _abs, __abs, NULL);
|
|
|
|
|
|
|
|
|
|
string (file, "g[a0");
|
|
|
|
|
if (_addr_subreg_nr)
|
|
|
|
|
format (file, ".%d", _addr_subreg_nr);
|
|
|
|
|
if (_addr_imm)
|
|
|
|
|
format (file, " %d", _addr_imm);
|
|
|
|
|
string (file, "]");
|
|
|
|
|
src_align1_region (file, _vert_stride, _width, _horiz_stride);
|
|
|
|
|
err |= control (file, "src reg encoding", reg_encoding, type, NULL);
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int src_da16 (FILE *file,
|
2013-11-25 15:51:24 -08:00
|
|
|
unsigned _reg_type,
|
|
|
|
|
unsigned _reg_file,
|
|
|
|
|
unsigned _vert_stride,
|
|
|
|
|
unsigned _reg_nr,
|
|
|
|
|
unsigned _subreg_nr,
|
|
|
|
|
unsigned __abs,
|
|
|
|
|
unsigned _negate,
|
|
|
|
|
unsigned swz_x,
|
|
|
|
|
unsigned swz_y,
|
|
|
|
|
unsigned swz_z,
|
|
|
|
|
unsigned swz_w)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "negate", m_negate, _negate, NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "abs", _abs, __abs, NULL);
|
|
|
|
|
|
|
|
|
|
err |= reg (file, _reg_file, _reg_nr);
|
|
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
|
|
|
|
if (_subreg_nr)
|
2010-08-20 14:28:39 -07:00
|
|
|
/* bit4 for subreg number byte addressing. Make this same meaning as
|
|
|
|
|
in da1 case, so output looks consistent. */
|
|
|
|
|
format (file, ".%d", 16 / reg_type_size[_reg_type]);
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, "<");
|
|
|
|
|
err |= control (file, "vert stride", vert_stride, _vert_stride, NULL);
|
2010-07-22 01:53:43 -07:00
|
|
|
string (file, ",4,1>");
|
2009-08-04 15:00:36 -07:00
|
|
|
/*
|
|
|
|
|
* Three kinds of swizzle display:
|
|
|
|
|
* identity - nothing printed
|
|
|
|
|
* 1->all - print the single channel
|
|
|
|
|
* 1->1 - print the mapping
|
|
|
|
|
*/
|
|
|
|
|
if (swz_x == BRW_CHANNEL_X &&
|
|
|
|
|
swz_y == BRW_CHANNEL_Y &&
|
|
|
|
|
swz_z == BRW_CHANNEL_Z &&
|
|
|
|
|
swz_w == BRW_CHANNEL_W)
|
|
|
|
|
{
|
|
|
|
|
;
|
|
|
|
|
}
|
|
|
|
|
else if (swz_x == swz_y && swz_x == swz_z && swz_x == swz_w)
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_y, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_z, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_w, NULL);
|
|
|
|
|
}
|
2010-09-17 11:13:26 +08:00
|
|
|
err |= control (file, "src da16 reg type", reg_encoding, _reg_type, NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int src0_3src (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
unsigned swz = brw_inst_3src_src0_swizzle(brw, inst);
|
|
|
|
|
unsigned swz_x = BRW_GET_SWZ(swz, BRW_CHANNEL_X);
|
|
|
|
|
unsigned swz_y = BRW_GET_SWZ(swz, BRW_CHANNEL_Y);
|
|
|
|
|
unsigned swz_z = BRW_GET_SWZ(swz, BRW_CHANNEL_Z);
|
|
|
|
|
unsigned swz_w = BRW_GET_SWZ(swz, BRW_CHANNEL_W);
|
|
|
|
|
unsigned src0_subreg_nr = brw_inst_3src_src0_subreg_nr(brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "negate", m_negate, brw_inst_3src_src0_negate(brw, inst), NULL);
|
|
|
|
|
err |= control (file, "abs", _abs, brw_inst_3src_src0_abs(brw, inst), NULL);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= reg (file, BRW_GENERAL_REGISTER_FILE, brw_inst_3src_src0_reg_nr(brw, inst));
|
2010-03-22 10:05:42 -07:00
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
if (src0_subreg_nr)
|
|
|
|
|
format (file, ".%d", src0_subreg_nr);
|
|
|
|
|
if (brw_inst_3src_src0_rep_ctrl(brw, inst))
|
2014-03-08 12:15:28 -08:00
|
|
|
string (file, "<0,1,0>");
|
|
|
|
|
else
|
|
|
|
|
string (file, "<4,4,1>");
|
2013-12-10 01:36:37 -08:00
|
|
|
err |= control (file, "src da16 reg type", three_source_reg_encoding,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_3src_src_type(brw, inst), NULL);
|
2010-03-22 10:05:42 -07:00
|
|
|
/*
|
|
|
|
|
* Three kinds of swizzle display:
|
|
|
|
|
* identity - nothing printed
|
|
|
|
|
* 1->all - print the single channel
|
|
|
|
|
* 1->1 - print the mapping
|
|
|
|
|
*/
|
2014-06-12 16:26:22 -07:00
|
|
|
if (swz == BRW_SWIZZLE_XYZW)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
;
|
|
|
|
|
}
|
|
|
|
|
else if (swz_x == swz_y && swz_x == swz_z && swz_x == swz_w)
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_y, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_z, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_w, NULL);
|
|
|
|
|
}
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int src1_3src (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
unsigned swz = brw_inst_3src_src1_swizzle(brw, inst);
|
|
|
|
|
unsigned swz_x = BRW_GET_SWZ(swz, BRW_CHANNEL_X);
|
|
|
|
|
unsigned swz_y = BRW_GET_SWZ(swz, BRW_CHANNEL_Y);
|
|
|
|
|
unsigned swz_z = BRW_GET_SWZ(swz, BRW_CHANNEL_Z);
|
|
|
|
|
unsigned swz_w = BRW_GET_SWZ(swz, BRW_CHANNEL_W);
|
|
|
|
|
unsigned src1_subreg_nr = brw_inst_3src_src1_subreg_nr(brw, inst);
|
|
|
|
|
|
|
|
|
|
err |= control (file, "negate", m_negate, brw_inst_3src_src1_negate(brw, inst), NULL);
|
|
|
|
|
err |= control (file, "abs", _abs, brw_inst_3src_src1_abs(brw, inst), NULL);
|
|
|
|
|
|
|
|
|
|
err |= reg (file, BRW_GENERAL_REGISTER_FILE, brw_inst_3src_src1_reg_nr(brw, inst));
|
2010-03-22 10:05:42 -07:00
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
|
|
|
|
if (src1_subreg_nr)
|
|
|
|
|
format (file, ".%d", src1_subreg_nr);
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_3src_src1_rep_ctrl(brw, inst))
|
2014-03-08 12:15:28 -08:00
|
|
|
string (file, "<0,1,0>");
|
|
|
|
|
else
|
|
|
|
|
string (file, "<4,4,1>");
|
2013-12-10 01:36:37 -08:00
|
|
|
err |= control (file, "src da16 reg type", three_source_reg_encoding,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_3src_src_type(brw, inst), NULL);
|
2010-03-22 10:05:42 -07:00
|
|
|
/*
|
|
|
|
|
* Three kinds of swizzle display:
|
|
|
|
|
* identity - nothing printed
|
|
|
|
|
* 1->all - print the single channel
|
|
|
|
|
* 1->1 - print the mapping
|
|
|
|
|
*/
|
2014-06-12 16:26:22 -07:00
|
|
|
if (swz == BRW_SWIZZLE_XYZW)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
;
|
|
|
|
|
}
|
|
|
|
|
else if (swz_x == swz_y && swz_x == swz_z && swz_x == swz_w)
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_y, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_z, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_w, NULL);
|
|
|
|
|
}
|
|
|
|
|
return err;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int src2_3src (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
unsigned swz = brw_inst_3src_src2_swizzle(brw, inst);
|
|
|
|
|
unsigned swz_x = BRW_GET_SWZ(swz, BRW_CHANNEL_X);
|
|
|
|
|
unsigned swz_y = BRW_GET_SWZ(swz, BRW_CHANNEL_Y);
|
|
|
|
|
unsigned swz_z = BRW_GET_SWZ(swz, BRW_CHANNEL_Z);
|
|
|
|
|
unsigned swz_w = BRW_GET_SWZ(swz, BRW_CHANNEL_W);
|
|
|
|
|
unsigned src2_subreg_nr = brw_inst_3src_src2_subreg_nr(brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "negate", m_negate, brw_inst_3src_src2_negate(brw, inst), NULL);
|
|
|
|
|
err |= control (file, "abs", _abs, brw_inst_3src_src2_abs(brw, inst), NULL);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= reg (file, BRW_GENERAL_REGISTER_FILE, brw_inst_3src_src2_reg_nr(brw, inst));
|
2010-03-22 10:05:42 -07:00
|
|
|
if (err == -1)
|
|
|
|
|
return 0;
|
2014-06-12 16:26:22 -07:00
|
|
|
if (src2_subreg_nr)
|
|
|
|
|
format (file, ".%d", src2_subreg_nr);
|
|
|
|
|
if (brw_inst_3src_src2_rep_ctrl(brw, inst))
|
2014-03-08 12:15:28 -08:00
|
|
|
string (file, "<0,1,0>");
|
|
|
|
|
else
|
|
|
|
|
string (file, "<4,4,1>");
|
2013-12-10 01:36:37 -08:00
|
|
|
err |= control (file, "src da16 reg type", three_source_reg_encoding,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_3src_src_type(brw, inst), NULL);
|
2010-03-22 10:05:42 -07:00
|
|
|
/*
|
|
|
|
|
* Three kinds of swizzle display:
|
|
|
|
|
* identity - nothing printed
|
|
|
|
|
* 1->all - print the single channel
|
|
|
|
|
* 1->1 - print the mapping
|
|
|
|
|
*/
|
2014-06-12 16:26:22 -07:00
|
|
|
if (swz == BRW_SWIZZLE_XYZW)
|
2010-03-22 10:05:42 -07:00
|
|
|
{
|
|
|
|
|
;
|
|
|
|
|
}
|
|
|
|
|
else if (swz_x == swz_y && swz_x == swz_z && swz_x == swz_w)
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, ".");
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_x, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_y, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_z, NULL);
|
|
|
|
|
err |= control (file, "channel select", chan_sel, swz_w, NULL);
|
|
|
|
|
}
|
|
|
|
|
return err;
|
|
|
|
|
}
|
2009-08-04 15:00:36 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
static int imm (FILE *file, struct brw_context *brw, unsigned type,
|
2014-06-13 14:29:25 -07:00
|
|
|
brw_inst *inst) {
|
2009-08-04 15:00:36 -07:00
|
|
|
switch (type) {
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_TYPE_UD:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "0x%08xUD", brw_inst_imm_ud(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_TYPE_D:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "%dD", brw_inst_imm_d(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_TYPE_UW:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "0x%04xUW", (uint16_t) brw_inst_imm_ud(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_TYPE_W:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "%dW", (int16_t) brw_inst_imm_d(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_IMM_TYPE_UV:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "0x%08xUV", brw_inst_imm_ud(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_IMM_TYPE_VF:
|
2009-08-04 15:00:36 -07:00
|
|
|
format (file, "Vector Float");
|
|
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_IMM_TYPE_V:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "0x%08xV", brw_inst_imm_ud(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
On released hardware, values 4-6 are overloaded. For normal registers,
they mean UB/B/DF. But for immediates, they mean UV/VF/V.
Previously, we just created #defines for each name, reusing the same
value. This meant we could directly splat the brw_reg::type field into
the assembly encoding, which was fairly nice, and worked well.
Unfortunately, Broadwell makes this infeasible: the HF and DF types are
represented as different numeric values depending on whether the
source register is an immediate or not.
To preserve sanity, I decided to simply convert BRW_REGISTER_TYPE_* to
an abstract enum that has a unique value for each register type, and
write translation functions. One nice benefit is that we can add
assertions about register files and generations.
I've chosen not to convert brw_reg::type to the enum, since converting
it caused a lot of trouble due to C++ enum rules (even though it's
defined in an extern "C" block...).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
2013-12-10 00:33:56 -08:00
|
|
|
case BRW_HW_REG_TYPE_F:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "%-gF", brw_inst_imm_f(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int src0 (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_src0_reg_file(brw, inst) == BRW_IMMEDIATE_VALUE)
|
|
|
|
|
return imm (file, brw, brw_inst_src0_reg_type(brw, inst), inst);
|
|
|
|
|
else if (brw_inst_access_mode(brw, inst) == BRW_ALIGN_1)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_src0_address_mode(brw, inst) == BRW_ADDRESS_DIRECT)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
return src_da1 (file,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_src0_reg_type(brw, inst),
|
|
|
|
|
brw_inst_src0_reg_file(brw, inst),
|
|
|
|
|
brw_inst_src0_vstride(brw, inst),
|
|
|
|
|
brw_inst_src0_width(brw, inst),
|
|
|
|
|
brw_inst_src0_hstride(brw, inst),
|
|
|
|
|
brw_inst_src0_da_reg_nr(brw, inst),
|
|
|
|
|
brw_inst_src0_da1_subreg_nr(brw, inst),
|
|
|
|
|
brw_inst_src0_abs(brw, inst),
|
|
|
|
|
brw_inst_src0_negate(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
return src_ia1 (file,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_src0_reg_type(brw, inst),
|
|
|
|
|
brw_inst_src0_reg_file(brw, inst),
|
|
|
|
|
brw_inst_src0_ia1_addr_imm(brw, inst),
|
|
|
|
|
brw_inst_src0_ia_subreg_nr(brw, inst),
|
|
|
|
|
brw_inst_src0_negate(brw, inst),
|
|
|
|
|
brw_inst_src0_abs(brw, inst),
|
|
|
|
|
brw_inst_src0_address_mode(brw, inst),
|
|
|
|
|
brw_inst_src0_hstride(brw, inst),
|
|
|
|
|
brw_inst_src0_width(brw, inst),
|
|
|
|
|
brw_inst_src0_vstride(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_src0_address_mode(brw, inst) == BRW_ADDRESS_DIRECT)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
return src_da16 (file,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_src0_reg_type(brw, inst),
|
|
|
|
|
brw_inst_src0_reg_file(brw, inst),
|
|
|
|
|
brw_inst_src0_vstride(brw, inst),
|
|
|
|
|
brw_inst_src0_da_reg_nr(brw, inst),
|
|
|
|
|
brw_inst_src0_da16_subreg_nr(brw, inst),
|
|
|
|
|
brw_inst_src0_abs(brw, inst),
|
|
|
|
|
brw_inst_src0_negate(brw, inst),
|
|
|
|
|
brw_inst_src0_da16_swiz_x(brw, inst),
|
|
|
|
|
brw_inst_src0_da16_swiz_y(brw, inst),
|
|
|
|
|
brw_inst_src0_da16_swiz_z(brw, inst),
|
|
|
|
|
brw_inst_src0_da16_swiz_w(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, "Indirect align16 address mode not supported");
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int src1 (FILE *file, struct brw_context *brw, brw_inst *inst)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_src1_reg_file(brw, inst) == BRW_IMMEDIATE_VALUE)
|
|
|
|
|
return imm (file, brw, brw_inst_src1_reg_type(brw, inst), inst);
|
|
|
|
|
else if (brw_inst_access_mode(brw, inst) == BRW_ALIGN_1)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_src1_address_mode(brw, inst) == BRW_ADDRESS_DIRECT)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
return src_da1 (file,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_src1_reg_type(brw, inst),
|
|
|
|
|
brw_inst_src1_reg_file(brw, inst),
|
|
|
|
|
brw_inst_src1_vstride(brw, inst),
|
|
|
|
|
brw_inst_src1_width(brw, inst),
|
|
|
|
|
brw_inst_src1_hstride(brw, inst),
|
|
|
|
|
brw_inst_src1_da_reg_nr(brw, inst),
|
|
|
|
|
brw_inst_src1_da1_subreg_nr(brw, inst),
|
|
|
|
|
brw_inst_src1_abs(brw, inst),
|
|
|
|
|
brw_inst_src1_negate(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
return src_ia1 (file,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_src1_reg_type(brw, inst),
|
|
|
|
|
brw_inst_src1_reg_file(brw, inst),
|
|
|
|
|
brw_inst_src1_ia1_addr_imm(brw, inst),
|
|
|
|
|
brw_inst_src1_ia_subreg_nr(brw, inst),
|
|
|
|
|
brw_inst_src1_negate(brw, inst),
|
|
|
|
|
brw_inst_src1_abs(brw, inst),
|
|
|
|
|
brw_inst_src1_address_mode(brw, inst),
|
|
|
|
|
brw_inst_src1_hstride(brw, inst),
|
|
|
|
|
brw_inst_src1_width(brw, inst),
|
|
|
|
|
brw_inst_src1_vstride(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_src1_address_mode(brw, inst) == BRW_ADDRESS_DIRECT)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
return src_da16 (file,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_src1_reg_type(brw, inst),
|
|
|
|
|
brw_inst_src1_reg_file(brw, inst),
|
|
|
|
|
brw_inst_src1_vstride(brw, inst),
|
|
|
|
|
brw_inst_src1_da_reg_nr(brw, inst),
|
|
|
|
|
brw_inst_src1_da16_subreg_nr(brw, inst),
|
|
|
|
|
brw_inst_src1_abs(brw, inst),
|
|
|
|
|
brw_inst_src1_negate(brw, inst),
|
|
|
|
|
brw_inst_src1_da16_swiz_x(brw, inst),
|
|
|
|
|
brw_inst_src1_da16_swiz_y(brw, inst),
|
|
|
|
|
brw_inst_src1_da16_swiz_z(brw, inst),
|
|
|
|
|
brw_inst_src1_da16_swiz_w(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
string (file, "Indirect align16 address mode not supported");
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-13 14:29:25 -07:00
|
|
|
static int qtr_ctrl(FILE *file, struct brw_context *brw, brw_inst *inst)
|
2010-09-17 11:13:26 +08:00
|
|
|
{
|
2014-06-12 16:26:22 -07:00
|
|
|
int qtr_ctl = brw_inst_qtr_control(brw, inst);
|
|
|
|
|
int exec_size = 1 << brw_inst_exec_size(brw, inst);
|
2010-09-17 11:13:26 +08:00
|
|
|
|
|
|
|
|
if (exec_size == 8) {
|
|
|
|
|
switch (qtr_ctl) {
|
|
|
|
|
case 0:
|
|
|
|
|
string (file, " 1Q");
|
|
|
|
|
break;
|
|
|
|
|
case 1:
|
|
|
|
|
string (file, " 2Q");
|
|
|
|
|
break;
|
|
|
|
|
case 2:
|
|
|
|
|
string (file, " 3Q");
|
|
|
|
|
break;
|
|
|
|
|
case 3:
|
|
|
|
|
string (file, " 4Q");
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
} else if (exec_size == 16){
|
|
|
|
|
if (qtr_ctl < 2)
|
|
|
|
|
string (file, " 1H");
|
|
|
|
|
else
|
|
|
|
|
string (file, " 2H");
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2014-05-15 16:02:16 -07:00
|
|
|
int
|
2014-06-13 14:29:25 -07:00
|
|
|
brw_disassemble_inst(FILE *file, struct brw_context *brw, brw_inst *inst,
|
|
|
|
|
bool is_compacted)
|
2009-08-04 15:00:36 -07:00
|
|
|
{
|
|
|
|
|
int err = 0;
|
|
|
|
|
int space = 0;
|
|
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
const enum opcode opcode = brw_inst_opcode(brw, inst);
|
|
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_pred_control(brw, inst)) {
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, "(");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "predicate inverse", pred_inv,
|
|
|
|
|
brw_inst_pred_inv(brw, inst), NULL);
|
|
|
|
|
format (file, "f%d", brw->gen >= 7 ? brw_inst_flag_reg_nr(brw, inst) : 0);
|
|
|
|
|
if (brw_inst_flag_subreg_nr(brw, inst))
|
|
|
|
|
format (file, ".%d", brw_inst_flag_subreg_nr(brw, inst));
|
|
|
|
|
if (brw_inst_access_mode(brw, inst) == BRW_ALIGN_1)
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "predicate control align1", pred_ctrl_align1,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_pred_control(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
else
|
|
|
|
|
err |= control (file, "predicate control align16", pred_ctrl_align16,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_pred_control(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, ") ");
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
err |= print_opcode (file, opcode);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "saturate", saturate, brw_inst_saturate(brw, inst),
|
|
|
|
|
NULL);
|
2014-05-01 11:20:25 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "debug control", debug_ctrl,
|
|
|
|
|
brw_inst_debug_control(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode == BRW_OPCODE_MATH) {
|
2010-03-22 10:17:19 -07:00
|
|
|
string (file, " ");
|
|
|
|
|
err |= control (file, "function", math_function,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_math_function(brw, inst), NULL);
|
2014-06-28 17:03:45 -07:00
|
|
|
} else if (opcode != BRW_OPCODE_SEND && opcode != BRW_OPCODE_SENDC) {
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "conditional modifier", conditional_modifier,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_cond_modifier(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
|
2012-12-06 11:48:25 -08:00
|
|
|
/* If we're using the conditional modifier, print which flags reg is
|
|
|
|
|
* used for it. Note that on gen6+, the embedded-condition SEL and
|
|
|
|
|
* control flow doesn't update flags.
|
|
|
|
|
*/
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_cond_modifier(brw, inst) &&
|
2014-06-28 17:03:45 -07:00
|
|
|
(brw->gen < 6 || (opcode != BRW_OPCODE_SEL &&
|
|
|
|
|
opcode != BRW_OPCODE_IF &&
|
|
|
|
|
opcode != BRW_OPCODE_WHILE))) {
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, ".f%d", brw->gen >= 7 ? brw_inst_flag_reg_nr(brw, inst) : 0);
|
|
|
|
|
if (brw_inst_flag_subreg_nr(brw, inst))
|
|
|
|
|
format (file, ".%d", brw_inst_flag_subreg_nr(brw, inst));
|
2012-12-06 11:48:25 -08:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode != BRW_OPCODE_NOP) {
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, "(");
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "execution size", exec_size, brw_inst_exec_size(brw, inst), NULL);
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, ")");
|
|
|
|
|
}
|
|
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode == BRW_OPCODE_SEND && brw->gen < 6)
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " %d", brw_inst_base_mrf(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode_descs[opcode].nsrc == 3) {
|
2010-03-22 10:05:42 -07:00
|
|
|
pad (file, 16);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= dest_3src (file, brw, inst);
|
2010-10-04 15:08:03 -07:00
|
|
|
|
2010-03-22 10:05:42 -07:00
|
|
|
pad (file, 32);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= src0_3src (file, brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
|
|
|
|
pad (file, 48);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= src1_3src (file, brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
|
|
|
|
|
pad (file, 64);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= src2_3src (file, brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
} else {
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode_descs[opcode].ndst > 0) {
|
2010-03-22 10:05:42 -07:00
|
|
|
pad (file, 16);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= dest (file, brw, inst);
|
2014-06-28 17:03:45 -07:00
|
|
|
} else if (brw->gen == 7 && (opcode == BRW_OPCODE_ELSE ||
|
|
|
|
|
opcode == BRW_OPCODE_ENDIF ||
|
|
|
|
|
opcode == BRW_OPCODE_WHILE)) {
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " %d", brw_inst_jip(brw, inst));
|
2014-06-28 17:03:45 -07:00
|
|
|
} else if (brw->gen == 6 && (opcode == BRW_OPCODE_IF ||
|
|
|
|
|
opcode == BRW_OPCODE_ELSE ||
|
|
|
|
|
opcode == BRW_OPCODE_ENDIF ||
|
|
|
|
|
opcode == BRW_OPCODE_WHILE)) {
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " %d", brw_inst_gen6_jump_count(brw, inst));
|
2014-06-28 17:03:45 -07:00
|
|
|
} else if ((brw->gen >= 6 && (opcode == BRW_OPCODE_BREAK ||
|
|
|
|
|
opcode == BRW_OPCODE_CONTINUE ||
|
|
|
|
|
opcode == BRW_OPCODE_HALT)) ||
|
|
|
|
|
(brw->gen == 7 && opcode == BRW_OPCODE_IF)) {
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " %d %d", brw_inst_uip(brw, inst), brw_inst_jip(brw, inst));
|
2014-06-28 17:03:45 -07:00
|
|
|
} else if (opcode == BRW_OPCODE_JMPI) {
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " %d", brw_inst_imm_d(brw, inst));
|
2010-03-22 10:05:42 -07:00
|
|
|
}
|
|
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode_descs[opcode].nsrc > 0) {
|
2010-03-22 10:05:42 -07:00
|
|
|
pad (file, 32);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= src0 (file, brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
}
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode_descs[opcode].nsrc > 1) {
|
2010-03-22 10:05:42 -07:00
|
|
|
pad (file, 48);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= src1 (file, brw, inst);
|
2010-03-22 10:05:42 -07:00
|
|
|
}
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode == BRW_OPCODE_SEND || opcode == BRW_OPCODE_SENDC) {
|
2014-06-12 16:26:22 -07:00
|
|
|
enum brw_message_target target = brw_inst_sfid(brw, inst);
|
2010-05-13 17:24:36 -07:00
|
|
|
|
2009-08-04 15:00:36 -07:00
|
|
|
newline (file);
|
|
|
|
|
pad (file, 16);
|
|
|
|
|
space = 0;
|
2011-08-07 17:09:12 -07:00
|
|
|
|
2014-05-08 16:06:33 -07:00
|
|
|
fprintf (file, " ");
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 6) {
|
2011-08-07 17:09:12 -07:00
|
|
|
err |= control (file, "target function", target_function_gen6,
|
|
|
|
|
target, &space);
|
|
|
|
|
} else {
|
|
|
|
|
err |= control (file, "target function", target_function,
|
|
|
|
|
target, &space);
|
|
|
|
|
}
|
2010-05-13 17:24:36 -07:00
|
|
|
|
|
|
|
|
switch (target) {
|
2011-10-07 20:55:35 -07:00
|
|
|
case BRW_SFID_MATH:
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "math function", math_function,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_math_msg_function(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "math saturate", math_saturate,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_math_msg_saturate(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "math signed", math_signed,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_math_msg_signed_int(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "math scalar", math_scalar,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_math_msg_data_type(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "math precision", math_precision,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_math_msg_precision(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
2011-10-07 20:55:35 -07:00
|
|
|
case BRW_SFID_SAMPLER:
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw->gen >= 5) {
|
2010-08-28 19:55:53 -07:00
|
|
|
format (file, " (%d, %d, %d, %d)",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst),
|
|
|
|
|
brw_inst_sampler(brw, inst),
|
|
|
|
|
brw_inst_sampler_msg_type(brw, inst),
|
|
|
|
|
brw_inst_sampler_simd_mode(brw, inst));
|
2010-08-28 19:55:53 -07:00
|
|
|
} else {
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " (%d, %d, %d, ",
|
|
|
|
|
brw_inst_binding_table_index(brw, inst),
|
|
|
|
|
brw_inst_sampler(brw, inst),
|
|
|
|
|
brw_inst_sampler_msg_type(brw, inst));
|
|
|
|
|
if (!brw->is_g4x) {
|
|
|
|
|
err |= control (file, "sampler target format",
|
|
|
|
|
sampler_target_format,
|
|
|
|
|
brw_inst_sampler_return_format(brw, inst), NULL);
|
|
|
|
|
}
|
2010-08-28 19:55:53 -07:00
|
|
|
string (file, ")");
|
|
|
|
|
}
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
2011-10-07 20:55:35 -07:00
|
|
|
case BRW_SFID_DATAPORT_READ:
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 6) {
|
2011-10-08 00:40:39 -07:00
|
|
|
format (file, " (%d, %d, %d, %d)",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst),
|
|
|
|
|
brw_inst_dp_msg_control(brw, inst),
|
|
|
|
|
brw_inst_dp_msg_type(brw, inst),
|
|
|
|
|
brw->gen >= 7 ? 0 : brw_inst_dp_write_commit(brw, inst));
|
2010-07-21 11:19:52 -07:00
|
|
|
} else {
|
|
|
|
|
format (file, " (%d, %d, %d)",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst),
|
|
|
|
|
brw_inst_dp_read_msg_control(brw, inst),
|
|
|
|
|
brw_inst_dp_read_msg_type(brw, inst));
|
2010-07-21 11:19:52 -07:00
|
|
|
}
|
|
|
|
|
break;
|
2011-08-07 17:09:12 -07:00
|
|
|
|
2011-10-07 20:55:35 -07:00
|
|
|
case BRW_SFID_DATAPORT_WRITE:
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 7) {
|
2012-01-18 00:55:12 -08:00
|
|
|
format (file, " (");
|
|
|
|
|
|
|
|
|
|
err |= control (file, "DP rc message type",
|
|
|
|
|
dp_rc_msg_type_gen6,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_dp_msg_type(brw, inst), &space);
|
2012-01-18 00:55:12 -08:00
|
|
|
|
|
|
|
|
format (file, ", %d, %d, %d)",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst),
|
|
|
|
|
brw_inst_dp_msg_control(brw, inst),
|
|
|
|
|
brw_inst_dp_msg_type(brw, inst));
|
2014-06-12 16:08:02 -07:00
|
|
|
} else if (brw->gen == 6) {
|
2011-08-07 17:09:12 -07:00
|
|
|
format (file, " (");
|
|
|
|
|
|
|
|
|
|
err |= control (file, "DP rc message type",
|
|
|
|
|
dp_rc_msg_type_gen6,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_dp_msg_type(brw, inst), &space);
|
2011-08-07 17:09:12 -07:00
|
|
|
|
2011-10-08 00:40:39 -07:00
|
|
|
format (file, ", %d, %d, %d, %d)",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst),
|
2014-06-26 11:19:15 -07:00
|
|
|
brw_inst_dp_msg_control(brw, inst),
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_dp_msg_type(brw, inst),
|
|
|
|
|
brw_inst_dp_write_commit(brw, inst));
|
2010-06-29 10:49:55 +08:00
|
|
|
} else {
|
|
|
|
|
format (file, " (%d, %d, %d, %d)",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst),
|
|
|
|
|
(brw_inst_rt_last(brw, inst) << 3) |
|
|
|
|
|
brw_inst_dp_write_msg_control(brw, inst),
|
|
|
|
|
brw_inst_dp_write_msg_type(brw, inst),
|
|
|
|
|
brw_inst_dp_write_commit(brw, inst));
|
2010-06-29 10:49:55 +08:00
|
|
|
}
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
2011-08-07 17:09:12 -07:00
|
|
|
|
2011-10-07 20:55:35 -07:00
|
|
|
case BRW_SFID_URB:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, " %d", brw_inst_urb_global_offset(brw, inst));
|
2010-05-13 23:01:17 -07:00
|
|
|
|
2009-08-04 15:00:36 -07:00
|
|
|
space = 1;
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw->gen >= 5) {
|
|
|
|
|
err |= control (file, "urb opcode", urb_opcode,
|
|
|
|
|
brw_inst_urb_opcode(brw, inst), &space);
|
|
|
|
|
}
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "urb swizzle", urb_swizzle,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_urb_swizzle_control(brw, inst), &space);
|
|
|
|
|
if (brw->gen < 7) {
|
|
|
|
|
err |= control (file, "urb allocate", urb_allocate,
|
|
|
|
|
brw_inst_urb_allocate(brw, inst), &space);
|
|
|
|
|
err |= control (file, "urb used", urb_used,
|
|
|
|
|
brw_inst_urb_used(brw, inst), &space);
|
|
|
|
|
}
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "urb complete", urb_complete,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_urb_complete(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
2011-10-07 20:55:35 -07:00
|
|
|
case BRW_SFID_THREAD_SPAWNER:
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
2011-10-08 01:31:11 -07:00
|
|
|
case GEN7_SFID_DATAPORT_DATA_CACHE:
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 7) {
|
2014-03-31 09:23:24 -07:00
|
|
|
format (file, " (");
|
|
|
|
|
|
|
|
|
|
err |= control (file, "DP DC0 message type",
|
|
|
|
|
dp_dc0_msg_type_gen7,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_dp_msg_type(brw, inst), &space);
|
2014-03-31 09:23:24 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, ", %d, ", brw_inst_binding_table_index(brw, inst));
|
2014-03-31 09:23:24 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
switch (brw_inst_dp_msg_type(brw, inst)) {
|
2014-03-31 09:23:24 -07:00
|
|
|
case GEN7_DATAPORT_DC_UNTYPED_ATOMIC_OP:
|
2014-06-12 16:26:22 -07:00
|
|
|
control (file, "atomic op", aop, brw_inst_imm_ud(brw, inst) >> 8 & 0xf,
|
2014-03-31 09:23:24 -07:00
|
|
|
&space);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "%d", brw_inst_dp_msg_control(brw, inst));
|
2014-03-31 09:23:24 -07:00
|
|
|
}
|
|
|
|
|
format (file, ")");
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
/* FALLTHROUGH */
|
|
|
|
|
|
|
|
|
|
case HSW_SFID_DATAPORT_DATA_CACHE_1:
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 7) {
|
2014-03-31 09:23:24 -07:00
|
|
|
format (file, " (");
|
|
|
|
|
|
|
|
|
|
err |= control (file, "DP DC1 message type",
|
|
|
|
|
dp_dc1_msg_type_hsw,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_dp_msg_type(brw, inst), &space);
|
2011-10-08 01:31:11 -07:00
|
|
|
|
2014-03-31 09:23:24 -07:00
|
|
|
format (file, ", %d, ",
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_binding_table_index(brw, inst));
|
2014-03-31 09:23:24 -07:00
|
|
|
|
2014-06-12 16:26:22 -07:00
|
|
|
switch (brw_inst_dp_msg_type(brw, inst)) {
|
2014-03-31 09:23:24 -07:00
|
|
|
case HSW_DATAPORT_DC_PORT1_UNTYPED_ATOMIC_OP:
|
|
|
|
|
case HSW_DATAPORT_DC_PORT1_UNTYPED_ATOMIC_OP_SIMD4X2:
|
|
|
|
|
case HSW_DATAPORT_DC_PORT1_TYPED_ATOMIC_OP:
|
|
|
|
|
case HSW_DATAPORT_DC_PORT1_TYPED_ATOMIC_OP_SIMD4X2:
|
|
|
|
|
case HSW_DATAPORT_DC_PORT1_ATOMIC_COUNTER_OP:
|
|
|
|
|
case HSW_DATAPORT_DC_PORT1_ATOMIC_COUNTER_OP_SIMD4X2:
|
|
|
|
|
control (file, "atomic op", aop,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_imm_ud(brw, inst) >> 8 & 0xf, &space);
|
2014-03-31 09:23:24 -07:00
|
|
|
break;
|
|
|
|
|
default:
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "%d", brw_inst_dp_msg_control(brw, inst));
|
2014-03-31 09:23:24 -07:00
|
|
|
}
|
|
|
|
|
format (file, ")");
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
/* FALLTHROUGH */
|
2011-10-08 01:31:11 -07:00
|
|
|
|
2009-08-04 15:00:36 -07:00
|
|
|
default:
|
2010-07-21 11:19:52 -07:00
|
|
|
format (file, "unsupported target %d", target);
|
2009-08-04 15:00:36 -07:00
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
if (space)
|
|
|
|
|
string (file, " ");
|
2014-06-12 16:26:22 -07:00
|
|
|
format (file, "mlen %d", brw_inst_mlen(brw, inst));
|
|
|
|
|
format (file, " rlen %d", brw_inst_rlen(brw, inst));
|
2009-08-04 15:00:36 -07:00
|
|
|
}
|
|
|
|
|
pad (file, 64);
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode != BRW_OPCODE_NOP) {
|
2009-08-04 15:00:36 -07:00
|
|
|
string (file, "{");
|
|
|
|
|
space = 1;
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control(file, "access mode", access_mode, brw_inst_access_mode(brw, inst), &space);
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 6)
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "write enable control", wectrl, brw_inst_mask_control(brw, inst), &space);
|
2010-09-17 11:13:26 +08:00
|
|
|
else
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "mask control", mask_ctrl, brw_inst_mask_control(brw, inst), &space);
|
|
|
|
|
err |= control (file, "dependency control", dep_ctrl,
|
|
|
|
|
((brw_inst_no_dd_check(brw, inst) << 1) |
|
|
|
|
|
brw_inst_no_dd_clear(brw, inst)), &space);
|
2010-07-08 17:05:42 -07:00
|
|
|
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 6)
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= qtr_ctrl (file, brw, inst);
|
2010-09-17 11:13:26 +08:00
|
|
|
else {
|
2014-06-12 16:26:22 -07:00
|
|
|
if (brw_inst_qtr_control(brw, inst) == BRW_COMPRESSION_COMPRESSED &&
|
2014-06-28 17:03:45 -07:00
|
|
|
opcode_descs[opcode].ndst > 0 &&
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_dst_reg_file(brw, inst) == BRW_MESSAGE_REGISTER_FILE &&
|
|
|
|
|
brw_inst_dst_da_reg_nr(brw, inst) & (1 << 7)) {
|
2010-09-17 11:13:26 +08:00
|
|
|
format (file, " compr4");
|
|
|
|
|
} else {
|
|
|
|
|
err |= control (file, "compression control", compr_ctrl,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_qtr_control(brw, inst), &space);
|
2010-09-17 11:13:26 +08:00
|
|
|
}
|
2010-07-08 17:05:42 -07:00
|
|
|
}
|
2010-09-17 11:13:26 +08:00
|
|
|
|
2014-05-01 11:20:25 -07:00
|
|
|
err |= control (file, "compaction control", cmpt_ctrl, is_compacted, &space);
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "thread control", thread_ctrl, brw_inst_thread_control(brw, inst), &space);
|
2014-06-12 16:08:02 -07:00
|
|
|
if (brw->gen >= 6)
|
2014-06-12 16:26:22 -07:00
|
|
|
err |= control (file, "acc write control", accwr, brw_inst_acc_wr_control(brw, inst), &space);
|
2014-06-28 17:03:45 -07:00
|
|
|
if (opcode == BRW_OPCODE_SEND || opcode == BRW_OPCODE_SENDC)
|
2009-08-04 15:00:36 -07:00
|
|
|
err |= control (file, "end of thread", end_of_thread,
|
2014-06-12 16:26:22 -07:00
|
|
|
brw_inst_eot(brw, inst), &space);
|
2009-08-04 15:00:36 -07:00
|
|
|
if (space)
|
|
|
|
|
string (file, " ");
|
|
|
|
|
string (file, "}");
|
|
|
|
|
}
|
|
|
|
|
string (file, ";");
|
|
|
|
|
newline (file);
|
|
|
|
|
return err;
|
|
|
|
|
}
|