fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-06-13 02:58:18 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
mesa/src/broadcom/compiler
History
Eric Anholt e60e3a56a2 broadcom/vc5: Fix discard_if during control flow. 
I want to do the SETMSF.IFA to discard only if execute == 0 and cond, so
our dest of the PUSHZ needs to be nonzero if execute or !cond are nonzero.

Fixes dEQP-GLES3.functional.shaders.discard.dynamic_loop_dynamic.
2018-01-03 14:31:36 -08:00
..
meson.build broadcom/vc5: Add lowering for txf_ms to a txf on a 2x2-scaled texture. 2017-10-30 13:31:27 -07:00
nir_to_vir.c broadcom/vc5: Fix discard_if during control flow. 2018-01-03 14:31:36 -08:00
qpu_schedule.c broadcom/vc5: Fix scheduling for a non-SFU R4 write after a dead R4 write. 2017-11-07 12:57:49 -08:00
qpu_validate.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
v3d_compiler.h broadcom/vc5: Emit flat shade flags for varying components > 24. 2018-01-03 14:25:23 -08:00
v3d_nir_lower_io.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
v3d_nir_lower_txf_ms.c broadcom/vc5: Add lowering for txf_ms to a txf on a 2x2-scaled texture. 2017-10-30 13:31:27 -07:00
vir.c broadcom/vc5: Emit flat shade flags for varying components > 24. 2018-01-03 14:25:23 -08:00
vir_dump.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
vir_live_variables.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
vir_lower_uniforms.c broadcom/vc5: Propagate vc4 aliasing fix to vc5. 2017-10-20 17:09:47 -07:00
vir_opt_copy_propagate.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
vir_opt_dead_code.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
vir_register_allocate.c broadcom: Add VC5 NIR compiler. 2017-10-10 11:42:04 -07:00
vir_to_qpu.c nir: Get rid of nir_shader::stage 2017-10-20 12:49:17 -07:00