mesa/src/gallium/docs/source
Hans de Goede b5e7907f30 nouveau: codegen: LOAD: Take src swizzle into account
The llvm TGSI backend uses pointers in registers and does things
like:

LOAD TEMP[0].y, MEMORY[0], TEMP[0]

Expecting the data at address TEMP[0].x to get loaded to
TEMP[0].y. But this will cause the data at TEMP[0].x + 4 to be
loaded instead.

This commit adds support for a swizzle suffix for the 1st source
operand, which allows using:

LOAD TEMP[0].y, MEMORY[0].xxxx, TEMP[0]

And actually getting the desired behavior

Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Ilia Mirkin <imirkin@alum.mit.edu>
2016-04-27 16:11:48 +02:00
..
cso gallium/docs: fix incorrect/missing references 2014-04-01 10:17:13 -04:00
drivers gallium/docs - add OpenSWR documentation 2016-03-02 18:38:41 -06:00
exts
conf.py gallium/docs: add some freedreno compiler docs 2015-03-08 17:42:43 -04:00
context.rst gallium: add pipe_context::set_active_query_state for pausing queries 2016-04-12 14:29:46 +02:00
cso.rst
debugging.rst galahad: remove driver 2015-03-21 17:18:28 +00:00
distro.rst galahad: remove driver 2015-03-21 17:18:28 +00:00
drivers.rst gallium/docs: add some freedreno compiler docs 2015-03-08 17:42:43 -04:00
format.rst gallium/docs: add format to index 2014-04-01 10:17:13 -04:00
glossary.rst
index.rst gallium/docs: add some freedreno compiler docs 2015-03-08 17:42:43 -04:00
intro.rst
pipeline.txt
resources.rst gallium/docs: fix incorrect/missing references 2014-04-01 10:17:13 -04:00
screen.rst gallium: Add capability for ARB_robust_buffer_access_behavior. 2016-04-12 20:53:06 +02:00
tgsi.rst nouveau: codegen: LOAD: Take src swizzle into account 2016-04-27 16:11:48 +02:00