mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-18 07:18:06 +02:00
8d66c45290
Applications may use out-of-range values, driver is responsible for clamping to implementation-dependent sample location coordinate range. Without clamp we hit assert when packing 3DSTATE_SAMPLE_PATTERN if application attempts to use bigger value than 0.9375. util_bitpack_ufixed: Assertion `min <= v && v <= max' failed. Signed-off-by: Tapani Pälli <tapani.palli@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/18696>
129 lines
4.9 KiB
C
129 lines
4.9 KiB
C
/*
|
|
* Copyright © 2016 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
* IN THE SOFTWARE.
|
|
*/
|
|
#ifndef INTEL_SAMPLE_POSITIONS_H
|
|
#define INTEL_SAMPLE_POSITIONS_H
|
|
|
|
#include <util/macros.h>
|
|
|
|
/*
|
|
* This file defines the standard multisample positions used by both GL and
|
|
* Vulkan. These correspond to the Vulkan "standard sample locations".
|
|
*/
|
|
|
|
struct intel_sample_position {
|
|
float x;
|
|
float y;
|
|
};
|
|
|
|
extern const struct intel_sample_position intel_sample_positions_1x[];
|
|
extern const struct intel_sample_position intel_sample_positions_2x[];
|
|
extern const struct intel_sample_position intel_sample_positions_4x[];
|
|
extern const struct intel_sample_position intel_sample_positions_8x[];
|
|
extern const struct intel_sample_position intel_sample_positions_16x[];
|
|
|
|
static inline const struct intel_sample_position *
|
|
intel_get_sample_positions(int samples)
|
|
{
|
|
switch (samples) {
|
|
case 1: return intel_sample_positions_1x;
|
|
case 2: return intel_sample_positions_2x;
|
|
case 4: return intel_sample_positions_4x;
|
|
case 8: return intel_sample_positions_8x;
|
|
case 16: return intel_sample_positions_16x;
|
|
default: unreachable("Invalid sample count");
|
|
}
|
|
}
|
|
|
|
/* Examples:
|
|
* in case of GFX_VER < 8:
|
|
* INTEL_SAMPLE_POS_ELEM(ms.Sample, info->pSampleLocations, 0); expands to:
|
|
* ms.Sample0XOffset = info->pSampleLocations[0].x;
|
|
* ms.Sample0YOffset = info->pSampleLocations[0].y;
|
|
*
|
|
* in case of GFX_VER >= 8:
|
|
* INTEL_SAMPLE_POS_ELEM(sp._16xSample, info->pSampleLocations, 0); expands to:
|
|
* sp._16xSample0XOffset = info->pSampleLocations[0].x;
|
|
* sp._16xSample0YOffset = info->pSampleLocations[0].y;
|
|
*/
|
|
|
|
#define INTEL_SAMPLE_POS_ELEM(prefix, arr, sample_idx) \
|
|
prefix##sample_idx##XOffset = CLAMP(arr[sample_idx].x, 0.0, 0.9375); \
|
|
prefix##sample_idx##YOffset = CLAMP(arr[sample_idx].y, 0.0, 0.9375);
|
|
|
|
#define INTEL_SAMPLE_POS_1X_ARRAY(prefix, arr)\
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 0);
|
|
|
|
#define INTEL_SAMPLE_POS_2X_ARRAY(prefix, arr) \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 0); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 1);
|
|
|
|
#define INTEL_SAMPLE_POS_4X_ARRAY(prefix, arr) \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 0); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 1); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 2); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 3);
|
|
|
|
#define INTEL_SAMPLE_POS_8X_ARRAY(prefix, arr) \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 0); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 1); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 2); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 3); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 4); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 5); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 6); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 7);
|
|
|
|
#define INTEL_SAMPLE_POS_16X_ARRAY(prefix, arr) \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 0); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 1); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 2); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 3); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 4); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 5); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 6); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 7); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 8); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 9); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 10); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 11); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 12); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 13); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 14); \
|
|
INTEL_SAMPLE_POS_ELEM(prefix, arr, 15);
|
|
|
|
#define INTEL_SAMPLE_POS_1X(prefix) \
|
|
INTEL_SAMPLE_POS_1X_ARRAY(prefix, intel_sample_positions_1x)
|
|
|
|
#define INTEL_SAMPLE_POS_2X(prefix) \
|
|
INTEL_SAMPLE_POS_2X_ARRAY(prefix, intel_sample_positions_2x)
|
|
|
|
#define INTEL_SAMPLE_POS_4X(prefix) \
|
|
INTEL_SAMPLE_POS_4X_ARRAY(prefix, intel_sample_positions_4x)
|
|
|
|
#define INTEL_SAMPLE_POS_8X(prefix) \
|
|
INTEL_SAMPLE_POS_8X_ARRAY(prefix, intel_sample_positions_8x)
|
|
|
|
#define INTEL_SAMPLE_POS_16X(prefix) \
|
|
INTEL_SAMPLE_POS_16X_ARRAY(prefix, intel_sample_positions_16x)
|
|
|
|
#endif /* INTEL_SAMPLE_POSITIONS_H */
|