mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-01-01 18:20:10 +01:00
89d2cdad37
MTL has different CS prefetch sizes for each CS type. So here replacing the cs_prefetch_size in intel_device_info struct by a function that takes as argument the i915 engine class. Fixes: - func.cmd-buffer.small-secondaries.q0 - dEQP-VK.multiview.secondary_cmd_buffer.* - Several other VK CTS tests that uses secondary_cmd_buffer v2: - renamed to intel_device_info_get_engine_prefetch() (Jordan) v3: - renamed to intel_device_info_calc_engine_prefetch() - store each engine class prefetch in intel_device_info BSpec: 45718 Signed-off-by: José Roberto de Souza <jose.souza@intel.com> Reviewed-by: Jordan Justen <jordan.l.justen@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/18597>
53 lines
2 KiB
C
53 lines
2 KiB
C
#undef NDEBUG
|
|
|
|
#include <assert.h>
|
|
|
|
#include "intel_device_info.h"
|
|
|
|
static void
|
|
verify_device_info(const struct intel_device_info *devinfo)
|
|
{
|
|
assert(devinfo->ver != 0);
|
|
assert((devinfo->verx10 / 10) == devinfo->ver);
|
|
assert(devinfo->max_eus_per_subslice != 0);
|
|
assert(devinfo->num_thread_per_eu != 0);
|
|
assert(devinfo->timestamp_frequency != 0);
|
|
|
|
assert(devinfo->ver < 7 || devinfo->max_constant_urb_size_kb > 0);
|
|
assert(devinfo->ver < 8 || devinfo->max_threads_per_psd > 0);
|
|
|
|
assert(devinfo->platform >= 1);
|
|
|
|
assert(devinfo->num_slices <= ARRAY_SIZE(devinfo->subslice_masks));
|
|
|
|
assert(devinfo->num_slices <= devinfo->max_slices);
|
|
assert(intel_device_info_subslice_total(devinfo) <=
|
|
(devinfo->max_slices * devinfo->max_subslices_per_slice));
|
|
|
|
for (uint32_t s = 0; s < ARRAY_SIZE(devinfo->num_subslices); s++)
|
|
assert(devinfo->num_subslices[s] <= devinfo->max_subslices_per_slice);
|
|
|
|
assert(__builtin_popcount(devinfo->slice_masks) <= devinfo->max_slices);
|
|
|
|
uint32_t total_subslices = 0;
|
|
for (size_t i = 0; i < ARRAY_SIZE(devinfo->subslice_masks); i++)
|
|
total_subslices += __builtin_popcount(devinfo->subslice_masks[i]);
|
|
assert(total_subslices <=
|
|
(devinfo->max_slices * devinfo->max_subslices_per_slice));
|
|
|
|
assert(intel_device_info_eu_total(devinfo) > 0);
|
|
assert(intel_device_info_subslice_total(devinfo) > 0);
|
|
|
|
total_subslices = 0;
|
|
for (uint32_t s = 0; s < devinfo->max_slices; s++)
|
|
for (uint32_t ss = 0; ss < devinfo->max_subslices_per_slice; ss++)
|
|
total_subslices += intel_device_info_subslice_available(devinfo, s, ss);
|
|
assert(total_subslices == intel_device_info_subslice_total(devinfo));
|
|
|
|
uint32_t total_eus = 0;
|
|
for (uint32_t s = 0; s < devinfo->max_slices; s++)
|
|
for (uint32_t ss = 0; ss < devinfo->max_subslices_per_slice; ss++)
|
|
for (uint32_t eu = 0; eu < devinfo->max_eus_per_subslice; eu++)
|
|
total_eus += intel_device_info_eu_available(devinfo, s, ss, eu);
|
|
assert(total_eus == intel_device_info_eu_total(devinfo));
|
|
}
|