mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-21 18:00:13 +01:00
dd1ca1588d
Calculation was wrongly walking uncompacted instructions, even if we had
some compacted in the middle, generating invalid size. Since we are
here just drop the instruction count, since in practice the caller will
have to walk the instruction stream anyway.
Fixes: 6267585778 ("intel/brw: Also return the size of the assembled shader")
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/33532>
25 lines
495 B
C
25 lines
495 B
C
/*
|
|
* Copyright © 2018 Intel Corporation
|
|
* SPDX-License-Identifier: MIT
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include <stdio.h>
|
|
#include <stdbool.h>
|
|
|
|
struct intel_device_info;
|
|
|
|
typedef struct {
|
|
void *bin;
|
|
int bin_size;
|
|
} brw_assemble_result;
|
|
|
|
typedef enum {
|
|
BRW_ASSEMBLE_COMPACT = 1 << 0,
|
|
BRW_ASSEMBLE_DUMP = 1 << 1,
|
|
} brw_assemble_flags;
|
|
|
|
brw_assemble_result brw_assemble(
|
|
void *mem_ctx, const struct intel_device_info *devinfo,
|
|
FILE *f, const char *filename, brw_assemble_flags flags);
|