mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-20 16:00:08 +01:00
Driver should enable this cap if it prefers varyings to be aligned to power of two in a slot, i.e. vec4 in .xyzw, vec3 in .xyz, vec2 in .xy or .zw Reviewed-by: Tapani Pälli <tapani.palli@intel.com> Signed-off-by: Vasily Khoruzhick <anarsoul@gmail.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13151> |
||
|---|---|---|
| .. | ||
| cso | ||
| buffermapping.rst | ||
| context.rst | ||
| cso.rst | ||
| debugging.rst | ||
| distro.rst | ||
| format.rst | ||
| glossary.rst | ||
| index.rst | ||
| intro.rst | ||
| pipeline.txt | ||
| postprocess.rst | ||
| resources.rst | ||
| screen.rst | ||
| tgsi.rst | ||