mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-23 19:28:11 +02:00
0c7896deef
This change was wrong but there is nothing testing this. For example,
if we have a pipeline with VS+GS+FS and DGC only updates push constants
for VS. On GFX9+, VS is merged to GS, so the VS push constants info
would be zero and nothing would be emitted.
This reverts commit 45319cb253.
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/31099>
76 lines
2.1 KiB
C
76 lines
2.1 KiB
C
/*
|
|
* Copyright © 2016 Red Hat.
|
|
* Copyright © 2016 Bas Nieuwenhuizen
|
|
*
|
|
* based in part on anv driver which is:
|
|
* Copyright © 2015 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: MIT
|
|
*/
|
|
|
|
#ifndef RADV_DEVICE_GENERATED_COMMANDS_H
|
|
#define RADV_DEVICE_GENERATED_COMMANDS_H
|
|
|
|
#include "vk_object.h"
|
|
|
|
#include "radv_constants.h"
|
|
|
|
struct radv_cmd_buffer;
|
|
struct radv_pipeline;
|
|
|
|
struct radv_indirect_command_layout {
|
|
struct vk_object_base base;
|
|
|
|
VkIndirectCommandsLayoutUsageFlagsNV flags;
|
|
VkPipelineBindPoint pipeline_bind_point;
|
|
|
|
uint32_t input_stride;
|
|
uint32_t token_count;
|
|
|
|
bool indexed;
|
|
bool binds_index_buffer;
|
|
bool draw_mesh_tasks;
|
|
uint16_t draw_params_offset;
|
|
uint16_t index_buffer_offset;
|
|
|
|
uint16_t dispatch_params_offset;
|
|
|
|
bool bind_pipeline;
|
|
uint16_t pipeline_params_offset;
|
|
|
|
bool vertex_dynamic_stride;
|
|
uint32_t bind_vbo_mask;
|
|
uint32_t vbo_offsets[MAX_VBS];
|
|
|
|
uint64_t push_constant_mask;
|
|
uint32_t push_constant_offsets[MAX_PUSH_CONSTANTS_SIZE / 4];
|
|
uint32_t push_constant_size;
|
|
|
|
uint32_t ibo_type_32;
|
|
uint32_t ibo_type_8;
|
|
|
|
VkPipeline pipeline;
|
|
|
|
VkIndirectCommandsLayoutTokenNV tokens[0];
|
|
};
|
|
|
|
VK_DEFINE_NONDISP_HANDLE_CASTS(radv_indirect_command_layout, base, VkIndirectCommandsLayoutNV,
|
|
VK_OBJECT_TYPE_INDIRECT_COMMANDS_LAYOUT_NV)
|
|
|
|
uint32_t radv_get_indirect_gfx_cmdbuf_size(const VkGeneratedCommandsInfoNV *cmd_info);
|
|
|
|
uint32_t radv_get_indirect_ace_cmdbuf_size(const VkGeneratedCommandsInfoNV *cmd_info);
|
|
|
|
uint32_t radv_get_indirect_ace_cmdbuf_offset(const VkGeneratedCommandsInfoNV *cmd_info);
|
|
|
|
bool radv_use_dgc_predication(struct radv_cmd_buffer *cmd_buffer,
|
|
const VkGeneratedCommandsInfoNV *pGeneratedCommandsInfo);
|
|
|
|
bool radv_dgc_can_preprocess(const struct radv_indirect_command_layout *layout, struct radv_pipeline *pipeline);
|
|
|
|
bool radv_dgc_with_task_shader(const VkGeneratedCommandsInfoNV *pGeneratedCommandsInfo);
|
|
|
|
void radv_prepare_dgc(struct radv_cmd_buffer *cmd_buffer, const VkGeneratedCommandsInfoNV *pGeneratedCommandsInfo,
|
|
bool cond_render_enabled);
|
|
|
|
#endif /* RADV_DEVICE_GENERATED_COMMANDS_H */
|