mesa/src/amd
Georg Lehmann 3062621cf6
Some checks are pending
macOS-CI / macOS-CI (dri) (push) Waiting to run
macOS-CI / macOS-CI (xlib) (push) Waiting to run
aco/opt_postRA: don't optimize across calls
Could do better by checking which registers are clobbered/preserved,
but that's unlikely to be useful anyway.

Backport-to: 26.0

Reviewed-by: Rhys Perry <pendingchaos02@gmail.com>
(cherry picked from commit fc7b5d7eed)

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/39828>
2026-02-11 14:54:48 +00:00
..
addrlib amd: rename most GFX115x definitions for released chips 2025-12-03 13:29:07 +00:00
ci ac/nir: fix computing cube derivatives when the major axis is negative 2026-01-21 07:12:34 +00:00
common radv/sqtt: Prevent concurrent submit when sqtt is enabled 2026-01-28 16:17:57 +01:00
compiler aco/opt_postRA: don't optimize across calls 2026-02-11 14:54:48 +00:00
drm-shim amd/drm-shim: add vega20 2026-01-08 09:30:54 +00:00
gmlib meson: Relax -Wmaybe-uninitialized errors 2025-09-16 06:16:20 +00:00
lanczoslib meson: Relax -Wmaybe-uninitialized errors 2025-09-16 06:16:20 +00:00
llvm amd: add and use ac_cu_info::has_vtx_format_alpha_adjust_bug 2025-12-22 07:34:48 +00:00
registers amd: Rename GFX1103_R1/R2 to PHOENIX/2 2024-11-20 02:14:40 +00:00
vpelib amd/vpelib: add FL capabilitie and lut container size 2025-09-22 10:37:22 +00:00
vulkan radv/meta: fix CmdCopyBufferToImage2() on compute queue with compressed HTILE 2026-02-11 14:54:48 +00:00
meson.build radv/tests: require drm-shim and use it instead of RADV_FORCE_FAMILY 2025-11-19 07:11:05 +00:00