fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-26 05:58:11 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
mesa/src/amd/vulkan/layers
History
Samuel Pitoiset 95d2f009a9 radv: emit compute pipeline with buffered SH regs on GFX12 
This also includes RT, task shaders and DGC IES for compute.

Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/36570>
2025-08-19 18:01:21 +00:00
..
meson.build build: pass licensing information in SPDX form 2024-06-29 12:42:49 -07:00
radv_annotate_layer_gen.py amd/vulkan: Use str.removesuffix() from Python 3.9 2025-08-05 21:39:58 +00:00
radv_ctx_roll_layer.c radv: switch to radv_cmd_stream everywhere 2025-08-08 11:49:23 +00:00
radv_metro_exodus.c radv: remove useless vk_common_entrypoints.h includes 2025-06-11 07:10:02 +00:00
radv_quantic_dream.c radv: promote VK_KHR_map_memory2 to core 1.4 API 2024-12-03 10:21:55 +00:00
radv_rage2.c radv: remove useless vk_common_entrypoints.h includes 2025-06-11 07:10:02 +00:00
radv_rmv_layer.c radv: remove useless vk_common_entrypoints.h includes 2025-06-11 07:10:02 +00:00
radv_rra_layer.c radv/rra: Only write used BLAS 2025-07-22 14:40:33 +00:00
radv_sqtt_layer.c radv: emit compute pipeline with buffered SH regs on GFX12 2025-08-19 18:01:21 +00:00