fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-22 21:48:09 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
mesa/src/intel
History
Lionel Landwerlin 1b6c74c48d intel/fs: make sure memory writes have landed for thread dispatch 
The thread dispatch SEND instructions will dispatch new threads
immediately even before the caller of the SEND instruction has reached
EOT. So we really need to make sure all the memory writes are visible
to other threads within the DSS before the SEND.

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Caio Oliveira <caio.oliveira@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/15755>
2022-07-07 09:48:20 +03:00
..
blorp intel/compiler: Stop including src/mesa/main/config.h 2022-06-30 23:46:35 +00:00
ci ci: Uprev deqp to 1.3.3.0. 2022-07-05 17:02:33 +00:00
common intel/decoder: Use util_mask_sign_extend() 2022-07-06 11:23:18 +00:00
compiler intel/fs: make sure memory writes have landed for thread dispatch 2022-07-07 09:48:20 +03:00
dev intel: fix typos found by codespell 2022-06-27 10:20:55 +00:00
ds u_trace/anv/iris: drop cs argument for recording traces 2022-05-19 19:04:28 +00:00
genxml intel: fix typos found by codespell 2022-06-27 10:20:55 +00:00
isl isl: Use util_sign_extend 2022-07-06 11:23:18 +00:00
nullhw-layer vulkan: drop empty vulkan_wsi_args 2022-04-27 11:51:26 +00:00
perf intel: fix typos found by codespell 2022-06-27 10:20:55 +00:00
tools intel/compiler: Introduce a new brw_isa_info structure 2022-06-30 23:46:35 +00:00
vulkan anv: Replace an assert() with unreachable() 2022-07-06 11:23:18 +00:00
meson.build anv: add perfetto source 2022-01-14 20:17:44 +00:00