mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-21 15:50:11 +01:00
517005b4cf
This allows us to drop legacy userclip plane handling in both the vec4 and FS backends, and simplifies a few interfaces. v2 (Jason Ekstrand): - Move brw_nir_lower_legacy_clipping to brw_nir_uniforms.cpp because it's i965-specific. - Handle adding the params in brw_nir_lower_legacy_clipping - Call brw_nir_lower_legacy_clipping from brw_codegen_vs_prog Co-authored-by: Jason Ekstrand <jason@jlekstrand.net> Reviewed-by: Jason Ekstrand <jason@jlekstrand.net> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
115 lines
3.4 KiB
C++
115 lines
3.4 KiB
C++
/*
|
|
* Copyright © 2013 Intel Corporation
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
|
|
#include "brw_vec4_vs.h"
|
|
#include "dev/gen_debug.h"
|
|
|
|
namespace brw {
|
|
|
|
void
|
|
vec4_vs_visitor::emit_prolog()
|
|
{
|
|
}
|
|
|
|
|
|
void
|
|
vec4_vs_visitor::emit_urb_write_header(int mrf)
|
|
{
|
|
/* No need to do anything for VS; an implied write to this MRF will be
|
|
* performed by VS_OPCODE_URB_WRITE.
|
|
*/
|
|
(void) mrf;
|
|
}
|
|
|
|
|
|
vec4_instruction *
|
|
vec4_vs_visitor::emit_urb_write_opcode(bool complete)
|
|
{
|
|
/* For VS, the URB writes end the thread. */
|
|
if (complete) {
|
|
if (INTEL_DEBUG & DEBUG_SHADER_TIME)
|
|
emit_shader_time_end();
|
|
}
|
|
|
|
vec4_instruction *inst = emit(VS_OPCODE_URB_WRITE);
|
|
inst->urb_write_flags = complete ?
|
|
BRW_URB_WRITE_EOT_COMPLETE : BRW_URB_WRITE_NO_FLAGS;
|
|
|
|
return inst;
|
|
}
|
|
|
|
|
|
void
|
|
vec4_vs_visitor::emit_urb_slot(dst_reg reg, int varying)
|
|
{
|
|
reg.type = BRW_REGISTER_TYPE_F;
|
|
output_reg[varying][0].type = reg.type;
|
|
|
|
switch (varying) {
|
|
case VARYING_SLOT_COL0:
|
|
case VARYING_SLOT_COL1:
|
|
case VARYING_SLOT_BFC0:
|
|
case VARYING_SLOT_BFC1: {
|
|
/* These built-in varyings are only supported in compatibility mode,
|
|
* and we only support GS in core profile. So, this must be a vertex
|
|
* shader.
|
|
*/
|
|
vec4_instruction *inst = emit_generic_urb_slot(reg, varying, 0);
|
|
if (inst && key->clamp_vertex_color)
|
|
inst->saturate = true;
|
|
break;
|
|
}
|
|
default:
|
|
return vec4_visitor::emit_urb_slot(reg, varying);
|
|
}
|
|
}
|
|
|
|
|
|
void
|
|
vec4_vs_visitor::emit_thread_end()
|
|
{
|
|
/* For VS, we always end the thread by emitting a single vertex.
|
|
* emit_urb_write_opcode() will take care of setting the eot flag on the
|
|
* SEND instruction.
|
|
*/
|
|
emit_vertex();
|
|
}
|
|
|
|
|
|
vec4_vs_visitor::vec4_vs_visitor(const struct brw_compiler *compiler,
|
|
void *log_data,
|
|
const struct brw_vs_prog_key *key,
|
|
struct brw_vs_prog_data *vs_prog_data,
|
|
const nir_shader *shader,
|
|
void *mem_ctx,
|
|
int shader_time_index)
|
|
: vec4_visitor(compiler, log_data, &key->base.tex, &vs_prog_data->base,
|
|
shader, mem_ctx, false /* no_spills */, shader_time_index),
|
|
key(key),
|
|
vs_prog_data(vs_prog_data)
|
|
{
|
|
}
|
|
|
|
|
|
} /* namespace brw */
|