mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-20 03:00:11 +01:00
5b829658f7
The programming model matches very closely to that of NVIDIA's NVDLA. Enough is implemented to run SSDLite MobileDet with roughly the same performance as the blob (when running on a single NPU core). Reviewed-by: Dave Airlie <airlied@redhat.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/29698>
314 lines
8.6 KiB
C
314 lines
8.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
|
|
* Author: Felix Zeng <felix.zeng@rock-chips.com>
|
|
*/
|
|
|
|
#ifndef __LINUX_RKNPU_IOCTL_H
|
|
#define __LINUX_RKNPU_IOCTL_H
|
|
|
|
#include <linux/ioctl.h>
|
|
#include <linux/types.h>
|
|
|
|
#if !defined(__KERNEL__)
|
|
#define __user
|
|
#endif
|
|
|
|
#ifndef __packed
|
|
#define __packed __attribute__((packed))
|
|
#endif
|
|
|
|
#define RKNPU_OFFSET_VERSION 0x0
|
|
#define RKNPU_OFFSET_PC_OP_EN 0x8
|
|
#define RKNPU_OFFSET_PC_DATA_ADDR 0x10
|
|
#define RKNPU_OFFSET_PC_DATA_AMOUNT 0x14
|
|
#define RKNPU_OFFSET_PC_TASK_CONTROL 0x30
|
|
#define RKNPU_OFFSET_PC_DMA_BASE_ADDR 0x34
|
|
#define RKNPU_OFFSET_PC_TASK_STATUS 0x3c
|
|
|
|
#define RKNPU_OFFSET_INT_MASK 0x20
|
|
#define RKNPU_OFFSET_INT_CLEAR 0x24
|
|
#define RKNPU_OFFSET_INT_STATUS 0x28
|
|
#define RKNPU_OFFSET_INT_RAW_STATUS 0x2c
|
|
|
|
#define RKNPU_OFFSET_CLR_ALL_RW_AMOUNT 0x8010
|
|
#define RKNPU_OFFSET_DT_WR_AMOUNT 0x8034
|
|
#define RKNPU_OFFSET_DT_RD_AMOUNT 0x8038
|
|
#define RKNPU_OFFSET_WT_RD_AMOUNT 0x803c
|
|
|
|
#define RKNPU_OFFSET_ENABLE_MASK 0xf008
|
|
|
|
#define RKNPU_INT_CLEAR 0x1ffff
|
|
|
|
#define RKNPU_PC_DATA_EXTRA_AMOUNT 4
|
|
|
|
#define RKNPU_STR_HELPER(x) #x
|
|
|
|
#define RKNPU_GET_DRV_VERSION_STRING(MAJOR, MINOR, PATCHLEVEL) \
|
|
RKNPU_STR_HELPER(MAJOR) \
|
|
"." RKNPU_STR_HELPER(MINOR) "." RKNPU_STR_HELPER(PATCHLEVEL)
|
|
#define RKNPU_GET_DRV_VERSION_CODE(MAJOR, MINOR, PATCHLEVEL) \
|
|
(MAJOR * 10000 + MINOR * 100 + PATCHLEVEL)
|
|
#define RKNPU_GET_DRV_VERSION_MAJOR(CODE) (CODE / 10000)
|
|
#define RKNPU_GET_DRV_VERSION_MINOR(CODE) ((CODE % 10000) / 100)
|
|
#define RKNPU_GET_DRV_VERSION_PATCHLEVEL(CODE) (CODE % 100)
|
|
|
|
/* memory type definitions. */
|
|
enum e_rknpu_mem_type {
|
|
/* physically continuous memory and used as default. */
|
|
RKNPU_MEM_CONTIGUOUS = 0 << 0,
|
|
/* physically non-continuous memory. */
|
|
RKNPU_MEM_NON_CONTIGUOUS = 1 << 0,
|
|
/* non-cacheable mapping and used as default. */
|
|
RKNPU_MEM_NON_CACHEABLE = 0 << 1,
|
|
/* cacheable mapping. */
|
|
RKNPU_MEM_CACHEABLE = 1 << 1,
|
|
/* write-combine mapping. */
|
|
RKNPU_MEM_WRITE_COMBINE = 1 << 2,
|
|
/* dma attr kernel mapping */
|
|
RKNPU_MEM_KERNEL_MAPPING = 1 << 3,
|
|
/* iommu mapping */
|
|
RKNPU_MEM_IOMMU = 1 << 4,
|
|
/* zero mapping */
|
|
RKNPU_MEM_ZEROING = 1 << 5,
|
|
/* allocate secure buffer */
|
|
RKNPU_MEM_SECURE = 1 << 6,
|
|
/* allocate from non-dma32 zone */
|
|
RKNPU_MEM_NON_DMA32 = 1 << 7,
|
|
RKNPU_MEM_MASK = RKNPU_MEM_NON_CONTIGUOUS | RKNPU_MEM_CACHEABLE |
|
|
RKNPU_MEM_WRITE_COMBINE | RKNPU_MEM_KERNEL_MAPPING |
|
|
RKNPU_MEM_IOMMU | RKNPU_MEM_ZEROING |
|
|
RKNPU_MEM_SECURE | RKNPU_MEM_NON_DMA32
|
|
};
|
|
|
|
/* sync mode definitions. */
|
|
enum e_rknpu_mem_sync_mode {
|
|
RKNPU_MEM_SYNC_TO_DEVICE = 1 << 0,
|
|
RKNPU_MEM_SYNC_FROM_DEVICE = 1 << 1,
|
|
RKNPU_MEM_SYNC_MASK =
|
|
RKNPU_MEM_SYNC_TO_DEVICE | RKNPU_MEM_SYNC_FROM_DEVICE
|
|
};
|
|
|
|
/* job mode definitions. */
|
|
enum e_rknpu_job_mode {
|
|
RKNPU_JOB_SLAVE = 0 << 0,
|
|
RKNPU_JOB_PC = 1 << 0,
|
|
RKNPU_JOB_BLOCK = 0 << 1,
|
|
RKNPU_JOB_NONBLOCK = 1 << 1,
|
|
RKNPU_JOB_PINGPONG = 1 << 2,
|
|
RKNPU_JOB_FENCE_IN = 1 << 3,
|
|
RKNPU_JOB_FENCE_OUT = 1 << 4,
|
|
RKNPU_JOB_MASK = RKNPU_JOB_PC | RKNPU_JOB_NONBLOCK |
|
|
RKNPU_JOB_PINGPONG | RKNPU_JOB_FENCE_IN |
|
|
RKNPU_JOB_FENCE_OUT
|
|
};
|
|
|
|
/* action definitions */
|
|
enum e_rknpu_action {
|
|
RKNPU_GET_HW_VERSION = 0,
|
|
RKNPU_GET_DRV_VERSION = 1,
|
|
RKNPU_GET_FREQ = 2,
|
|
RKNPU_SET_FREQ = 3,
|
|
RKNPU_GET_VOLT = 4,
|
|
RKNPU_SET_VOLT = 5,
|
|
RKNPU_ACT_RESET = 6,
|
|
RKNPU_GET_BW_PRIORITY = 7,
|
|
RKNPU_SET_BW_PRIORITY = 8,
|
|
RKNPU_GET_BW_EXPECT = 9,
|
|
RKNPU_SET_BW_EXPECT = 10,
|
|
RKNPU_GET_BW_TW = 11,
|
|
RKNPU_SET_BW_TW = 12,
|
|
RKNPU_ACT_CLR_TOTAL_RW_AMOUNT = 13,
|
|
RKNPU_GET_DT_WR_AMOUNT = 14,
|
|
RKNPU_GET_DT_RD_AMOUNT = 15,
|
|
RKNPU_GET_WT_RD_AMOUNT = 16,
|
|
RKNPU_GET_TOTAL_RW_AMOUNT = 17,
|
|
RKNPU_GET_IOMMU_EN = 18,
|
|
RKNPU_SET_PROC_NICE = 19,
|
|
RKNPU_POWER_ON = 20,
|
|
RKNPU_POWER_OFF = 21,
|
|
};
|
|
|
|
/**
|
|
* User-desired buffer creation information structure.
|
|
*
|
|
* @handle: The handle of the created GEM object.
|
|
* @flags: user request for setting memory type or cache attributes.
|
|
* @size: user-desired memory allocation size.
|
|
* - this size value would be page-aligned internally.
|
|
* @obj_addr: address of RKNPU memory object.
|
|
* @dma_addr: dma address that access by rknpu.
|
|
*/
|
|
struct rknpu_mem_create {
|
|
__u32 handle;
|
|
__u32 flags;
|
|
__u64 size;
|
|
__u64 obj_addr;
|
|
__u64 dma_addr;
|
|
};
|
|
|
|
/**
|
|
* A structure for getting a fake-offset that can be used with mmap.
|
|
*
|
|
* @handle: handle of gem object.
|
|
* @reserved: just padding to be 64-bit aligned.
|
|
* @offset: a fake-offset of gem object.
|
|
*/
|
|
struct rknpu_mem_map {
|
|
__u32 handle;
|
|
__u32 reserved;
|
|
__u64 offset;
|
|
};
|
|
|
|
/**
|
|
* For destroying DMA buffer
|
|
*
|
|
* @handle: handle of the buffer.
|
|
* @reserved: reserved for padding.
|
|
* @obj_addr: rknpu_mem_object addr.
|
|
*/
|
|
struct rknpu_mem_destroy {
|
|
__u32 handle;
|
|
__u32 reserved;
|
|
__u64 obj_addr;
|
|
};
|
|
|
|
/**
|
|
* For synchronizing DMA buffer
|
|
*
|
|
* @flags: user request for setting memory type or cache attributes.
|
|
* @reserved: reserved for padding.
|
|
* @obj_addr: address of RKNPU memory object.
|
|
* @offset: offset in bytes from start address of buffer.
|
|
* @size: size of memory region.
|
|
*
|
|
*/
|
|
struct rknpu_mem_sync {
|
|
__u32 flags;
|
|
__u32 reserved;
|
|
__u64 obj_addr;
|
|
__u64 offset;
|
|
__u64 size;
|
|
};
|
|
|
|
/**
|
|
* struct rknpu_task structure for task information
|
|
*
|
|
* @flags: flags for task
|
|
* @op_idx: operator index
|
|
* @enable_mask: enable mask
|
|
* @int_mask: interrupt mask
|
|
* @int_clear: interrupt clear
|
|
* @int_status: interrupt status
|
|
* @regcfg_amount: register config number
|
|
* @regcfg_offset: offset for register config
|
|
* @regcmd_addr: address for register command
|
|
*
|
|
*/
|
|
struct rknpu_task {
|
|
__u32 flags;
|
|
__u32 op_idx;
|
|
__u32 enable_mask;
|
|
__u32 int_mask;
|
|
__u32 int_clear;
|
|
__u32 int_status;
|
|
__u32 regcfg_amount;
|
|
__u32 regcfg_offset;
|
|
__u64 regcmd_addr;
|
|
} __packed;
|
|
|
|
/**
|
|
* struct rknpu_subcore_task structure for subcore task index
|
|
*
|
|
* @task_start: task start index
|
|
* @task_number: task number
|
|
*
|
|
*/
|
|
struct rknpu_subcore_task {
|
|
__u32 task_start;
|
|
__u32 task_number;
|
|
};
|
|
|
|
/**
|
|
* struct rknpu_submit structure for job submit
|
|
*
|
|
* @flags: flags for job submit
|
|
* @timeout: submit timeout
|
|
* @task_start: task start index
|
|
* @task_number: task number
|
|
* @task_counter: task counter
|
|
* @priority: submit priority
|
|
* @task_obj_addr: address of task object
|
|
* @regcfg_obj_addr: address of register config object
|
|
* @task_base_addr: task base address
|
|
* @user_data: (optional) user data
|
|
* @core_mask: core mask of rknpu
|
|
* @fence_fd: dma fence fd
|
|
* @subcore_task: subcore task
|
|
*
|
|
*/
|
|
struct rknpu_submit {
|
|
__u32 flags;
|
|
__u32 timeout;
|
|
__u32 task_start;
|
|
__u32 task_number;
|
|
__u32 task_counter;
|
|
__s32 priority;
|
|
__u64 task_obj_addr;
|
|
__u64 regcfg_obj_addr;
|
|
__u64 task_base_addr;
|
|
__u64 user_data;
|
|
__u32 core_mask;
|
|
__s32 fence_fd;
|
|
struct rknpu_subcore_task subcore_task[5];
|
|
};
|
|
|
|
/**
|
|
* struct rknpu_task structure for action (GET, SET or ACT)
|
|
*
|
|
* @flags: flags for action
|
|
* @value: GET or SET value
|
|
*
|
|
*/
|
|
struct rknpu_action {
|
|
__u32 flags;
|
|
__u32 value;
|
|
};
|
|
|
|
#define RKNPU_ACTION 0x00
|
|
#define RKNPU_SUBMIT 0x01
|
|
#define RKNPU_MEM_CREATE 0x02
|
|
#define RKNPU_MEM_MAP 0x03
|
|
#define RKNPU_MEM_DESTROY 0x04
|
|
#define RKNPU_MEM_SYNC 0x05
|
|
|
|
#define RKNPU_IOC_MAGIC 'r'
|
|
#define RKNPU_IOW(nr, type) _IOW(RKNPU_IOC_MAGIC, nr, type)
|
|
#define RKNPU_IOR(nr, type) _IOR(RKNPU_IOC_MAGIC, nr, type)
|
|
#define RKNPU_IOWR(nr, type) _IOWR(RKNPU_IOC_MAGIC, nr, type)
|
|
|
|
#include <drm.h>
|
|
|
|
#define DRM_IOCTL_RKNPU_ACTION \
|
|
DRM_IOWR(DRM_COMMAND_BASE + RKNPU_ACTION, struct rknpu_action)
|
|
#define DRM_IOCTL_RKNPU_SUBMIT \
|
|
DRM_IOWR(DRM_COMMAND_BASE + RKNPU_SUBMIT, struct rknpu_submit)
|
|
#define DRM_IOCTL_RKNPU_MEM_CREATE \
|
|
DRM_IOWR(DRM_COMMAND_BASE + RKNPU_MEM_CREATE, struct rknpu_mem_create)
|
|
#define DRM_IOCTL_RKNPU_MEM_MAP \
|
|
DRM_IOWR(DRM_COMMAND_BASE + RKNPU_MEM_MAP, struct rknpu_mem_map)
|
|
#define DRM_IOCTL_RKNPU_MEM_DESTROY \
|
|
DRM_IOWR(DRM_COMMAND_BASE + RKNPU_MEM_DESTROY, struct rknpu_mem_destroy)
|
|
#define DRM_IOCTL_RKNPU_MEM_SYNC \
|
|
DRM_IOWR(DRM_COMMAND_BASE + RKNPU_MEM_SYNC, struct rknpu_mem_sync)
|
|
|
|
#define IOCTL_RKNPU_ACTION RKNPU_IOWR(RKNPU_ACTION, struct rknpu_action)
|
|
#define IOCTL_RKNPU_SUBMIT RKNPU_IOWR(RKNPU_SUBMIT, struct rknpu_submit)
|
|
#define IOCTL_RKNPU_MEM_CREATE \
|
|
RKNPU_IOWR(RKNPU_MEM_CREATE, struct rknpu_mem_create)
|
|
#define IOCTL_RKNPU_MEM_MAP RKNPU_IOWR(RKNPU_MEM_MAP, struct rknpu_mem_map)
|
|
#define IOCTL_RKNPU_MEM_DESTROY \
|
|
RKNPU_IOWR(RKNPU_MEM_DESTROY, struct rknpu_mem_destroy)
|
|
#define IOCTL_RKNPU_MEM_SYNC RKNPU_IOWR(RKNPU_MEM_SYNC, struct rknpu_mem_sync)
|
|
|
|
#endif
|